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DESIGN, PROCESSING AND TESTING OF LSI ARRAYS
7	
HYBRID MICROELECTRONICS TASK
9
1. 0 INTRODUCTION AND SUMMARY
k
This report summarizes a twelve-month effort on Contract NAS
8-32607, Supplementary Agreement No. 2; and completes the second year
3
of such effort, starting with the 1977- 1978 cost- factors/packaging program.
Specifically, this program involves determination of those factors affecting
the cost of electronic subsystems utilizing LSI microcircuits, and develop-
ment of the most efficient methods for low-cost packaging of LSI devices as
a function of density and reliability. Overall program Tasks are summarized
in Figure 1-1.
This one-year supplementary program has been divided into two
Tasks as follows:
TASK A - Cost Factors Study
Mathematical cost factors were generated under the original contract
for both hybrid microcircuit and printed wiring board (PWB) packaging
methods, and a mathematical cost model was created for analysis of
microcircuit fabrication costs. Under the Supplementary Agreement
effort, the cost model is to be refined and broadened to cover discrete
r	 (PWB) packaging techniques, and to include component parts such as
ceramic chip carriers, multichip LSI "subassembly" arrays, and
plastic LSI packages (all of which may incorporate tape chip carrier
interconnection technology). The costing factors previously developed
are to be refined and reduced to formulae for computerization.
-	 TASK B - Tape Chip Carrier Development Study
n
Tape chip carrier technology has been shown under the original
contract to represent a viable approach to low cost LSI packaging, with
additional potential for lowering the cost of hybrid microcircuit fabri-
cation. Certain technical problem areas, inherent to LSI applications,
have beer. identified; work is to continue during the Supplementary
Agreement time period in an effort to resolve these problems by
continued development in the areas of wafer bumping, inner/outer
lead bonding, testing on tape, and tape processing.
1-1
f
1978 1979
O	 N	 D J	 F	 M A	 M	 J J	 A	 S
TASKS
MONTHS FROM GO-AHEAD
1 2 3 4 5 6 7 8 9 10 11 12
TASK A - COST FACTOR STUDY
1. MATH MODEL
2. COMPUTERIZATION
TASK B - TAPE CHIP CARRIER DEVELOPMENT
1. HYBRID MICROCIRCUIT INTERCONNECT
LSI BUMPING/BONDING
LSI TESTING - - -
2. STANDARD ARRAY INTERCONNECT
STAR WAFER BUMPING
TAPE INTERCONNECT PATTERNS
SPECIAL TAPE DESIGN
STAR TESTING
TASK C - DOCUMENTATION
1. MONTHLY REPORTS
2. SEMI ANNUAL REPORT
3. FINAL. REPORT DRAFT
Figure 1-1. Overall program schedule.
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Tape chip carrier technology shall be developed further by studies
and laboratory effort toward demonstrating the feasibility of inter-
connecting arrays of two, four, or more LSI chips on the tape carrier.
Such arrays would form standard mod^.ales or "blocks", from which
larger assemblies could be constxocted.
TASK A Synopsis
Mathematical cost models previously developed for h;rbrid micro-
electronic subsystems have been refined and expanded under Supplementary
Agreement No. 2 to include rework terms related to substrate fabrication,
non-recurring developmental and manufacturing operations, and prototype
production. In addition, sample computer programs have been written to
demonstrate hybrid microelectronics applications of these cost models.
Computer programs were generated to calculate and analyze, through
the equations of the models developed, values for the total hybrid micro-
electronics costs. These programs were employed also to calculate cost
variations when nonconventional technologies such as the tape chip carrier
(which is one method c>f packaging large scale integrated (LSI) semiconductor
devices) become a more widely used part of hybrid microelectronics. In
addition, cost surfaces were generated; behavior of the hybrid cost function
relative to the total number of chips utilized, and in accordance with expected
production volume, was studied over a large range.
Modeling procedures and techniques similar to those developed for
hybrid microelectronics applications were employed to model conventional
printed wiring board packaging processes. The total manufacturing cost of
a fully assembled printed wiring board (PWB) structure, including electronic
component parts, was expressed in terms of PWB fabrication, assembly to
PWB substrates, and nonrecurring/recurring materials costs. The qualita-
tive cost factors collected from previous work (1) were quantified by analyz-
ing worksheets from several PWB facilities. These costs have been correl-
ated to their respective process parameters for each step of the process.
The models developed during the first-year effort (1)
 were valid
only when applied to volume runs on the order of 120, 000 units yearly.
(References are listed in Appendix "A". )
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Improvements of these mathematical cost models during this second-year
period include the following areas:
1. Substrate Fabrication
a. Rework cycles and inspection steps have been added.
b. Yield of the fabrication process has been expressed in
terms of rework.
2. Total Hybrid Microelectronics Subsystem Fabrication
ti
a. Non-recurring developmental and manufacturing costs
have been included in the equations.
b. Production volume has been introduced as a variable
parameter in the equation.
C. Values of constants, and those parameters defining the
reference hybrid, hav',a been reestablished to include the
impact of prototype production.
To compute and analyze relationships between the cost of each pro-
cess step and the process parameters involved, computer programs have
been written. One of these programs generates a three-dimensional cost
surface, which permits visual interpretation of the cost-process parameters
relationship. A graphical display such as this is better understood and more
readily related to personal experience than is any other display form.
T. -^ mathematical models developed for both hybrid microelectronics
and printed wiring board technology eventually can be refined such that the
computer can be used for developing cost estimates (in job bidding) within a
15-percent accuracy for well-defined cases. Accuracy was not the primary
concern of this program however; gather, the major concern was to develop
models which were capable of handling a large variety of electronics
technologies, and to obtain comparative costs of the various technological
approaches. By recognizing program goals, and by clearly stating the
boundary conditions which must be satisfied each time a given electronics
subsystem is considered, the models developed could be successful tools to
analyze the cost of any electronic subsystem, and to evaluate associated
technologies.
The purpose of this work is to develop a tool to evaluate the entire
hybrid microelectronics fabrication cost when technological changes are
made -.n any portion of the processes involved. In this way, those changes
which are associated with cost reductions will become more readily identifi-
able; currently, they are hidden in the literature, or in the practical know-
ledge of a few qualified people.
The ability to predict cost consequences when a change in technology
is made is a major factor in bringing about reduced production costs.
Coincidentally, in seeking cost savings, new technological approaches are
derived. The models therefore will have served their pi.-..rpose if, besides
identifying those areas which will impact cost savings directly, they also
help to identify those additional technological improvements necessary to
cause further savings,
TASK B Synopsis
Task B has two basic parts. In the first part, developmental work
has continued on LSI packaging utilizing tape chip carrier (TCC) technology,
particularly in the areas of tape processing, wafer bumping, and inner/outer
lead bonding. In the second part, studies and laboratory efforts have been
utilized to show the feasibility of interconnecting arrays of LSI chips utilizing
tape chip carrier and semiautomatic wire bonding technology.
Table 1- 1 is a work approach matrix which outlines those tape chip
carrier tasks completed under the original contract, and which indicates the
direction of effort which has been undertaken during the Supplementary
Agreement time period on a Task/Goal basis. Specific semiconductor device
types are listed and identified by code letter.
Subtas: Numbers 8 (Lead Finger Support) and 12 (Silicon Nitride
Coating/Retest) were included for target or "best efforts" investigations as
time and funding considerations permit. The "Lead Finger Support" task
covers several techniques/materials which Hughes has been investigating on
internal funding during the program time period. This concept involves
potential tape carrier yield improvements brought about by inclusion of a
soluble organic etched-lead support within the window area,
1-5
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The Silicon Nitride Coating/ Retest effort refers to a current U.S. Air
Force (AFML) Manufacturing Technology Program with Hughes-Culver City
(Contract F33615-77-C-5049), in connection with which Hughes-Newport
Beach currently is conducting reliability investigations. A production reactor
offering relatively-low-temperature (1500 C) Si 3 N4 coating of hybrid micro-
circuits, tape- carrier- mounted devices, and/or packaged semiconductors
was installed at the Newport Beach facility during July, 1979. Implementation
delays have prevented investigations during this program time period con-
cerning effectivity of Si 3 N4 coating over tape-mounted devices. Such efforts
will be proposed for future investigations.
Under Subtask 13, studies and developmental effort were to have been
applied to interconnection of standard array LSI devices, in groups of two,
four, or more, in an effort to bring about a cost effective and versatile
packaging method for minicomputers and high density memory arrays. This
Subtask has not been accomplished during the Supplementary Agreement No. 2
time period because of delays in procurement of those standard array devices
planned as test vehicles for this developmental effort; namely, the NASA-
developed STAR (Standard Transistor Array Radix). The STAR design :...:;tern
is a double-metal semi-custom approach to generating quick-turnaround MOS
digital LSI circuits, It consists of an array of devices defined in differert
technologies with a common grid system. The arrays are processed to the
point of metal definition and held in storage. STAR circuit interconnection
designs are created by three custom masks that define the first level of
metal, the via mask, and the second level of metal. The STAR has been
defined by NASA in the CMOS-BULK metal gate, CMOS-SOS silicon gate,
CMOS-BULK silicon gate, CCL-SOS, and CCL-BULIK technologies. A
family of 22 logic cells have been designed and digitized by NASA for use
with STA % errays, which are being created in different sizes, ranging from
an equivalent 384 transistors up to an equivalent 5264 transistors.
STAR technology offers many advantages of custom integration such
as reliability, secrecy, power, and size reduction, while allowing faster
turn-around time and lower cost than that possible with custom integration
1-7
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techniques. In Subtask 13, the objectives of low cost and fast turn-around
will be extended to the next level: packaging of STAR devices. Although such 	 i
packaging could not be accomplished during the time period of this Supple-
inentary Agreement No. 2, it will be proposed as a portion of a potential
follow-on Supplementary-Agreement-No. -3 effort. 	 . r
Section 2. 0 includes a more detailed description of Task A and B
progress during this program.
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DESIGN, PROCESSING AND TESTING OF LSI ARRAYS
i	 HYBRID MICROELECTRONICS TASK
i
2. 0 TECHNICAL DISCUSSION
Mathematical model refinement under Task A has been completed,
i as indicated in Section i.0, and summarized in the Cost Factors Program
Schedule of Figure 2-1. Considerable Tape Chip Carrier (TCC) process
refinement progress has been made under Task B; bump processing of the
1. 5-inch-diameter x 0.008-inch mechanical sample STAR wafers received
from MSFC has been initiated, but assembly of bumped arrays was not com-
pleted during the Supplementary Agreement No. 2 time period. This task
will be included as part of a potential follow-on program to be proposed as
Supplementary Agreement No. 3.
2.1 TASK A— COST FACTORS
Substrate fabrication flow charts for thin and thick film technology
were modified during the first six months of this program time period to
include inspection/quality- control steps and rework cycles. The addition
of rework cycles in the models permits process yield expression on an
explicit basis, thus eliminating the previously defined need for expressing
an additional yield parameter independent of process parameters.
I
	
	
Equations representing substrate (ceramic-based network) fabrica-
tion consequently have been modified by the addition of two new parameters:
(a) Inspection cost, and (b) Number of rework cycles; in addition to introduc-
tion of new coefficients.
The previously-developed mathematical models were applicable to
P large production quantities (about 120, 000 per year). It consequently was
necessary to modify these models so that the total cost of a hybrid micro-
circuit could be predicted when small production quantities are considered
(one to 1500 per year, in lot sizes of one to 100).
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The generalization to include small production quantities was made
by means of the following two steps: a) Additional cost .factors were
gathered concerning the proc?action of hybrids in prototype facilities and,
b) These costs were introduced as additional terms (and/or multiplying fac-
tors) in previously-developed equations.
As a consequence of this generalization, it was found that differentia-
tion of engineering costs between a hybrid build in a prototype facility, and
the same hybrid build in a large production facility, was an important con-
sideration. Differences between these hybrids have been expressed quanti-
tatively in graphical form by using a family of curves; and in symbolic form
by means of distinct equations. The equations were obtained with the data
available by finding the best curve fit using a statistical analysis approach.
In addition to the above-described factors, distinction has been made
'	 between recurring and non-recurring costs. These costs now are expressed
j	 in the equations as percentages of total manufacturing costs. In this way, the
non-recurring engineering costs proportionally change with the total_ manu-
facturing cost, and they are affected directly by the degree of hybrid
complexity.
Three major categories have been considered for the non-recurring
developmental costs: a) Engineering costs, which include items such as
applications engineering, design layout, package drawings, and test fixtures
design; b) Engineering Proof of Design (POD) models, which includeplanning
for the continuation of production, engineering support, and total fabrication/
assembly; and c) Engineering Pre-Production Models, which take into account
the costs necessary to build exactly the same hybrids that will be required
in production.
Items such as test fixtures, layouts, masks, manufacturing drawings,
screens, and instructive photos have been introduced into equations as part
of the non-recurring manufacturing costs.
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2. 1 . 1 Computer Programming and Model Verification for Hybrid
Microelectronics Applications
Equations expressing the total cost of hybrid microelectronics sub-
systems have been developed (1) and subsequently refined(2) . It was found
that through simple computer programming, these formulas could furnish
comprehensive information about cost functions otherwise not readily evident.
In turn, this information was used to refine functional relationships between
process parameters and those costs developed during the modeling phase of
the program. In this way, accuracy of the model and its capability to pre-
dict cost trends, both have been improved.
Two computer programs were written; one to compute a single-valued
cost function; the other, to generate a cost surface. The single-valued cost
function program includes, as a special case, computation of the cost dif-
ferential when tape chip carrier (TCC) technology is used. The cos-c factors
involved, and the equation developed when this type of technology is applied,
previously have been modeled(l) according to the simplified process flow
shown in Figure 2-2.
For a given set of input variables, the single-valued cost function
program computes and prints out complexity factor, substrate fabrication
cost, assembly cost, recurring material cost, and total hybrid cost; in addi-
tion to cost differential when TCC technology is used.
The entire program to compute a single-valued cost function is
reported in Appendix B, and typical print-outs are shown in Figure 2-3.
Symbol meanings and the process steps have been included as part of the
print-out for easy reading of the equations.
The cost surface program shown in Appendix C generates a matrix
of cost values, which then are plotted through any graphical display program
to obtain cost surfaces for each couple of desired variables in three dimen-
sions (the third dimension being the cost of the hybrid). Figure 2-4 shows a
typical graphical output obtained with this program by selecting the total
number of chips and the production rate as variables. Another view of the
"References are listed in Appendix "A".
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Figure 2-2. Tape chip carrier process flow.
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HYBRID MICROELECTRONICS MANUFACTURE: V=10
COMPLEXITY FACTOR(CC)= 0.44
SUBSTRATE FABRICATION COST(C'SP)=$183.74
ASSEMBLY COST(C'AT)- $1913.66
RECURRING MATERIAL COST(CM)- $117.22
TOTAL HYBRID COST = $2214.62
V=50
COMPLEXITY FACTOR(CC)-0.44
SUBSTRATE FABRICATION COST(C'SP)=$96.52
ASSEMBLY COST(C'AT)-$1005.26
RECURRING MATERIAL COST(CM)=$117.22
TOTAL HYBRID COST = $1219.00
v = 120,000
COMPLEXITY FACTOR(CC)= 0.44
SUBSTRATE FABRICATION COST(C'SP)=$11.10
ASSEMBLY COST(C'AT)= $115.58
RECURRING MATERIAL COST(CM)=$117.22
TOTAL HYBRID COST =$243.90
HYBRID MICROELECTRONICS MANUFACTURE: V-10 
COMPLEXITY FACTOR(CC)= 0.44
SUBSTRATE FABRICATION COST(C'SP)= $183.74
ASSEMBLY COST(C'AT)- $1913.66
RECURRING MATERIAL COST(CM)- $117.22
TOTAL HYBRID COST = $2214.62
ALTERNATE CASE SELECTED:
EFFECT OF TAPE CHIP CARRIER (TCC) TECHNOLOGY
ON HYBRID MANUFACTURING COST:
TAPE CHIP CARRIER COST DIFFERENTIAL(CTCC)=$421.63
TOTAL HYBRID COST WITH TAPE CHIP CARRIER -$1675.77
Figure 2-3. Single-valued cost function print-out for different production volumes (v )
and for TCC case.
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same variables, obtained by axis rotation, is shown in Figure 2-5. As
production volume decreases and the total number of chips increases, the
total hybrid cost increases. The exponential behavior of the plot largely is
attributable to the non-linear dependence of the cost function with respect to
production volume.
2. 1.2 Modeling to Develop Total Manufacturing Cost of Conventional Packag-
ing via Printed Wiring Board (PWB) Technology
The cost in dollars of a PWB electronics module (CPWB) which '
includes assembled electronics component parts, is modeled by the following
equation:
CPWB = CPMFAB + CPRMA + CMRF + CMRA,
	
(1)
where CPMFAB is PWB fabrication cost, CPRMA is cost of the assembly of
electronic component parts on the PWB, CMRF is recurring material fabrica-
tion cost, and CMRA is recurring material assembly cost.
Production volume and non-recurring costs are not explicitly expressed
in Equation (1), but contained in the CPMFAB and CPRMA terms. Func-
tionally however, CPWB is related to production volume (V), and to non-
recurring costs by a relationship of the type:
CPWB = CWB P (P I P P2 , CCF) F(V);	 (2)
where CWB is the non-recurring and volume-independent total PWB manufac-
ture cost, and P(P l , P2 = CCF) is defined by a relationship of the type:
P + (P 1
 + P2 + 1) CCF,	 (3)
where P 1 and P2 are the non-recurring fabrication/ assembly engineering and
materials cost factors, respectively. CCF is the fabrication or assembly
complexity factor. The function F(V) is defined as:
F(V) = PHI (V)
-k,	 (4)
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where PHI depends upon the type of production facility chosen (prototype or
large volume), and k is a constant representing the slope of the log-log plot
in Figure 2-6. The two straight lines in this figure represent two different
types of production facilities, and intersections withthe cost axis determine
values of PHI.
Non-recurring costs were introduced into the manufacturing cost
equation for the purpose of generating general equations,from which special
cases can be obtained. In fact, by making P 1 = P2 = 0, one can separate the
non-recurring cost from total manufacturing cost.
2.1.2. 1 Non-Recurring and Recurring Materials Costs (Conventional (PWB)
Packa ein e)
Non-recurring cost factors were collected for conventional packaging
via PWB fabrication and assembly. These costs were divided into two cate-
gories:
1. Engineering - including design, design review, implementation.,
initial planning, test procedures, preparation of specification;
and layout;
2. Materials - including fixtures and tooling, artwork, drill tape,
computer program for breadboard testing, and various assembly
aids.
These costs are included in Tables 2-1 and 2-2 respectively.
The recurring material costs also were collected for PWB fabrica-
tion, and for conventional (PWB) assembly; they are reported in Table 2-3.
Recurring fabrication costs include the cost of board material, (glass poly-
mide and/or glass epoxy), prepreg: used for lamination in multilayer fabri-
cation, chemicals (photoresist, stripper, etchants, cleaner, electroplating
baths), and gold electroplating solution. Recurring assembly costs include
the cost of component parts such as resistors (passive axial components in
general), diodes, transistors, hybrid microcircuits, and flat packs. These
costs are expressed explicitly in dollars, whereas the non-recurring fabri-
cation and assembly costs are expressed as percentages of PWB fabrication
and assembly costs, respectively.
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TABLE 2-1. NON-RECURRING PWB FABRICATION COSTS
(P IF
, P2F)
Cost
Category Cost Breakdown
Percentage of
Total Fabrication Cost
Engineering, Design, design review	 25%
P 1 F Implementation support	 100jo
Initial planning	 1507/' 20 - 30%
Preparation of specifications,	 25%
test procedures
Layout	 25(1/o
Materials, Fixture and tooling	 30%
P2F, Artwork	 35%
Drill tape	 15% 20 - 25%
Computer program for	 20%
breadboard testing
TABLE 2 -2. NON-RECURRING CONVENTIONAL PACKAGING (P1VB)
ASSEMBLY COSTS (P 1 A' P2 A)
Cost
Category Cost Breakdown
Percentage of
Total Assembly Cost
Engineering, Design, design review
	
25%
P IA Initial planning	 150/0
Implementation support	 20% 20%
Preparation of specifications, 	 15%
test procedures
Layout	 25 % 
Materials, Fixture, tooling, assembly 30 - 35%
P2A
aids
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TABLE 2-3. RECURRING MATERIAL COSTS (CMRF)
PN1'B Fabrication
1. Board material: glass-polyimide or glass-epoxy with copper cladding
2. Lamination material: polyimide or epoxy prepreg
3. Chemicals: photoresist, etchants, electroplating baths, solder,
stripper, cleaner, brightener
4. Gold bath
PWB Assembly
1. A-Nial components (resistors, capacitors)
2. Transistors
3. Flat packs (mainly used with digital modules)
4. hybrids
\Mathematically, the non-recurring costs may be expressed by an
equation of the type
P 	 (P1 F -+- .P2F ) CCFAB	 (5)
for PWB fabrication, and by a similar equation
P A
 = (P1_\ + P2A) CCA	 (6)
for PWB assembly. CCFAB and CCA are complexity factors of P11'.B fabri-
cation and assembly respectively.
Fabrication recurring costs (CMRF) can be modeled by the equation:
CMRF = C\M\M + C\MP -+ CCH + CAU
	 (7)
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where
CM1vt = 2 - F - NL - SF 	 Board Materials Cost
CMP = 0. 36 - F - NL - SF
	
Prepreg Cost
CCH = 0. 8	 Cost of Chemicals
CAU = 2.5	 Cost of Gold Bath
Assembly recurring cost (CMRA) is modeled by the equation:
	
CMRA = CCOMP + COO ,	 (8)	 : i 11 ;
r:
where COO is a constant which accounts for minor miscellaneous materials
costs, and the "component parts cost" term CCOMP for analog; circuit
applications is given by:
CCOMP = 0. 52 - NAX + 3. 5 - NTR + 450 - NHY 	 (9)
For digital circuit applications, the component parts cost is:
	
CCOMP = 1. 5 - NFP , 	 (10)
where NFP is the number of flat-packs (or DIPs). (Definition of tern-is is
included in Table 2-4), The numbers in these equations are the average unit
component parts costs in dollars.
2. 1. 2.2 Printed 1Virin ; Board (PAVB) Fabrication
To formulate the model for PIVB fabrication to be used in conventional
electronics packaging/assembly, it was necessary to a) collect quantitative
cost factors, and b) model each step of the process. Qualitative cost factors
already have been collected in previous work(1)-
1. Quantitative Cost Factors Collection
Costs were associated with each of the major steps necessary
to fabricate a PWB. This ,alas achieved by examining several
wort: sheets collected from different production facilities. Each
of these costs was expressed further in terms of process para-
	 -
meters. As a consequence, pairs of parameters, such as cost
of fabrication and number of layers (Figure 2-7), cost of fabri-
cation and yearly quantity produced (Figure 2-6), and cost of
fabrication and weight of the copper-clad material (Figure 2-8),
have been related and expressed in graphical form.
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TABLE 2-4. DEFINITION OF TERMS: PWB FABRICATION
1 good
0.5 satisfactory
0.25 poor
1. 5 extensive
1.0 normal
C LEAN= 0, 5	 Cleaning factor
C1\4F = 1 Complexity of masking
operation 
CPB = 0. 015 Post-bake cost
IID = 25 hole density
KIDS = 3 Number of different hole
sizes
IIN = 800 Number of holds
IIS = 32 hole size
LS = 10 .Line spacing
.LW = 12 .Line vridth
NI = 10 Number of inspections
NL = 6 Number of layers
A= 0. 37 CARRIER coefficient
NL = G A CARRIED, case only
NRETC = 3 Number of retouchings,
coppe r
NRIIPL = 1 Number of replatings
NRPIIR = 5 Number of photoresist
retouchings
NT = 59 Number of terminals
PS = 40 Pad size
( Continued nett page)
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1	 epox),
1. 5 polyimide
1 smooth
0.5 medium
'0.3 rough
1 good
1/	 5C
^
0. satisfactory
0. 25 poor
1 prepre-
1.5 polySulfolle
j 1 epoxy
2. 5 polyimide
0.3 self-screening
0. 5 film resist:
1. 0 liquid
0. 3 size 2 ill. x 3 in.
0. 5 size 5 in. x 6 in.
1. 0 size 3 in. x 12 in.
s
n r 1^
'r S
4
5
to
P
3
y
n r^
j
QPLF = 0. 5	 Plating quality factor
T'AIIF = 1	 Adhesive type
TCC = l Curing cycle
TCUF = 0. 0175 Copper thickness .factor,
STD1'-1/ounce
TIASF = 1 Type of heat sink
TMAR = 1 Type of marking-
TIvfF = .l Type of nlater ial
TR = 0. 05 Drillin;; tolerance
TYR = 0. 5 Type of photorcsist
WCU = 2 Weight of copper, ounces
X = 0. 23 Drillillg tolerance (TR)
exponent
SF = 0. 5 Size factor
no rnl al
^
1
1.5 complex
f 1. 5 stencil
11.0 etched
1 epoxy
1.8 polyimide
v ^	 y
`'{ pp
1r
F tl
3
...-:-^_--'-`--•-• -^w^wwr.^F^.r^
	 s,..-Wv!_rh,.a^aswh^afr,w.w.+wa... ..0
	
,
PSF' = 1
	 Press cycle .factor
PWBA = 30	 PIVB area, square inches
Ql-.IF = 0. 5	 Hole quality factor
I 
Table 2, 4, (concluded)
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Figure 2-7. Printed wiring board (PWB) fabrication cost as a function of the number of board layers.
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2. Process Modeling
Process parameters and time of fabrication were related for
each step of the fabrication process, which was simplified to
include only important steps. The fabrication process has been
modeled by the flow chart in Figure 2-9.
At first, a functional relationship between these quantities was
established. Then, the constants of proportionality were derived by applying
values as they relate to quantities, process parameters, and costs in standard
hours, previously collected.
A complexity factor has been defined as a function of hole density,
line width, line spacing, pad size, hole size, and number of layers. The
PWB fabrication cost then was expressed by an equation which is the sum of
each single process step cost, including the complexity factor.
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Figure 2-9. Printed wiring board processing sequence.
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2. 1. 2.2. 1 Mathematical Formulation of the Model
The cost in dollars of conventional (PWB) fabrication (CPMFAB) has 	 y;k
^ID
been modeled by the following equation:
CPMFAB = CMFAB (PF1 + PF2 + 1) CCFAB -PHI (V) -K , 	 (1 1)	 „t
where CMFAB is the volume-and-non-recurring- cost-independent expres-
sion of conventional (PWB) fabrication cost. CMFAB is given by
CMFAB = (CCL + CPH + CETC + CCR + CEBA + CLAM
+ CDRM + CREM + CELS + CPL + CM + CHAR
+ CSRF + CPLC + CHS + CINSPF + CETF
+ CR WF) - WR ,	 (12)
where WR is the wage rate, and all other symbols are identified by steps in
the flow chart of Figure 2-9.
The above equation is based on relationships between process step
cost and process parameters, as indicated in Table 2-5.
The numbers appearing in the equations are the constants of pro-
portionality. These constants were obtained by giving average values to the
process parameters once the process step cost was known. Symbols expres-
sing the process parameters, their meanings, and their typical numerical
values, are listed in Table 2-4.
The complexity factor CCFAB is defined as 	 u
CCFAB = (2.1 x 10 -3 •HD + 0.67-(1. /LW + 1. /LS))ALPHA
= 5 • (1 /PS)BETA + 4 • (1 /HS)GAMMA
+ 0.0125-(NL)DELTA
	(13)
Where alpha, beta, gamma,and delta are exponents chosen to be numerically
equal to one. This relationship was found empirically to be the most suit-
able for applications under this program. Further refinement of this equa-
tion might be obtained by giving more weight to some of these exponents
than to others. The numerical values of the four exponents however, should
	 yY
remain close to unity.
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2. 1.2.3 Conventional PWB Assembly
The assembly model for conventional (PWB) electronics subsystem
packaging was formulated in a manner similar to that used for PWB fabri-
cation. Three steps were followed:
1. Collection of Quantitative Cost Factors
A cost figure was given to each major step of the assembly
process. These cost figures were obtained from different
production facilities involved in either manual or automatic
assembly of discrete capacitors and/or other component parts
on a PWB board. Quantitative values for parameters such as
rate of component lead forming, rate of component insertion,
rate of magazine loading, rate of leak test, rate of timing, and
rate of vapor cleaning, also were collected. In addition, average
values have been determined for a typical assembly sequence,
and a reference set of PWB assembly costs has been established.
-F
r
^u
2. Modeling
Process parameter costs were related by functional mathe-
matical relationships for each step of the assembly process
(Figure 2-10); simplified to include only important steps. Once
the shape of the functions was established, the constants of
proportionality were determined by using the quantitative values
previously collected. In this case also, as was done for the PWB
fabrication model, a complexity fa nor has been defined. The
assembly complexity factor was found to be a function of the
density of axial-leaded component parts, the density of other
component parts ( including transistors and hybrid microcircuits
for analog subsystems, or flat packs for digital subsystems),
and the average component lead density. Further, this com-
plexity factor was defined to be numerically equal to the PWB
fabrication complexity factor for any given set of parameters.
The PWB assembly cost then was expressed by an equation
involving the sum of each process step cost, andincludingthe
complexity factor.
3. Mathematical Formulation of the Model
The cost in dollars for the assembly of discrete electronic com-
ponent parts on a PWB is modeled by the following equation:
,y
(A = CMA-(PA1 + PA2 + 1) •PHI (V) -K -CCA ,	 (14)
2-22
A^1
^I
I
I
I
I
2-23
z2
UwIL
N
z
C
COCL
E
vd
c3O
E
Pi
0w
NN
0
1.1.
.
E
wNN
L
10O
Q7C
d
C
CL
0r-
N
a^
m
Qf
LL
yppq Y
where CMA is the volume-and-non-recurring-cost-independent
PWB assembly and testing cost. CMA is given by:	 "r
CMA = (CLF + CTIN + CVC + CLT + CLM + CCI + CRS + CETA
+ CTROB + CRWA + CCT + CINSPA) - WR 	 (15)	
^s
^m
where WR is the wage rate, and all other symbols are identified
through the flow chart steps shown in Figure 2- 10.
ua
Each step of equation (15) is based upon relationships between those
process step costs and process parameters shown in Table 2-6.
Numbers included in the equations (and in Table 2-6) are constants
of proportionality. These constants were determined by giving representa-
tive values to the process parameters, once the process step cost was known.
The meaning of the symbols expressing the process parameters and their
typical numerical values are listed in Table 2-7.
The assembly complexity factor CCA is defined as:
CCA = CA1- (DAX + DOT) + CA2(DLAB) 1. 1 ,	 (16)
where the exponent 1. 1 has been chosen empirically to fit the experimental
data. The shape of this equation also has been determined empirically by
means of a trial-feedback approach.
2. 1. 3 Hermetic Chip Carriers - Introducing a New Technology into a Well-
Established Technology
The introduction of new technologies into traditional production lines
can be expensive, if all major consequences are not properly determined.
Predictions concerning these consequences can be made effectively by
employing modeling techniques.
The hermetic chip carrier (HCC) (shown in Figure 2-11) is a
fast-developing technology which has found applications on printed wiring
boards (PWBs) and on ceramic wiring boards (CWBs) as a direct replacement
for flat packs or dual-in-line-packaged (DIP) components. Preliminary cost
analyses show that hermetic chip carriers (generally fabricated from ceramic
for military-grade applications; or from either plastic or ceramic for com-
mercial applications) are an economical method of packaging LSI chips.
x
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TABLE 2-7. DEFINITION OF TERMS: CONVENTIONAL (.PWB) PACKAGING
ASSEMBLY (RATES ARE EXPRESSED IN NUMBERS OF
COMPONENT PARTS/HOUR)
AVCCC = 0. 5 Average component complexity factor
BF = 1 Bending factor (1= automated; 10 = manual
CA1 = 0. 050 Assembly complexity factors constant
CA2 = 0. 009 Assembly complexity factors constant
DAX = NAX/PWBA, Axial component density
D.LAV = 26 Average lead density per component
DOT = NOTH/PWBA, Other component density
N= 1 Number of reworks
N1 = 0. 1 Fraction of h y brids ri , wo eked
N2 = 0. 02 Fraction of other components rou-0 eked
N3 = 0. 01 F raction of solder ;olnts
NA= 2 Number of sides
NAX = 80 Number of axial components
NC = 94 Numbee of components
NFP = 94 Number of flat packs
NHY = 10 Number of hybrids
NI = -5 Number of inspections
NOTH = 14 Number of other components
NSJ = 800 Number of solder ,joints
NTR = 4 Number of transistors
R= 1 Component type (1 = axial; 0 = other)
RFORA = 60 Rate of forming of axial components
RFORFP = 1200 Rate of forming of flat packs
RFORH = 120 Rate of forming of hybrids
RFORT = 20 Rate of forming of transistors
RIA = 60 Rate of insertion of axial comps.
RIFP = 1200 Rate of insertion of flat packs
RIH = 120 Rate of insertion of hybrids
RIT = 20 Rate of insertion of transistors
R.LM = 500 Rata of loading
R.LT = 50 Rata of leak test
RTIN = 50 Rata of tinning
RVC = 100 Rate of vapor cleaning
Y= 1	 2 Exponent of AVCCC
PWBA = 30 in Area of board
k
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Figure 2-11. Hermetic chip carrier configurations.
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In view of the performance improvements and size/weight reductions
associated with II CC tecilnology, it is 1I11pOYtatlt to determine the cost effects
of these packages oil 	 PIVB electronics subsystem fabrication
when the bwo technologies are combined.
Cost factors related to IICC technology were collected from ill
study intended to modify some of the actual electronic modules for the F-1 5
Radar System (3) . By constructing a selected PN%'B module ( originally designed
with through-holds to permit usage of wave-soldered flat-packs) utilizing the
same number of surface - ref low- soldered IICC packages, cost s avings call be
realized ill 	 the board by laminating five layers, instead of the
ei g ht layers which otherwise ,vould be required. This reduction ill
	
num-
ber of layers can be expressed as a space savings of about 44 percent. Sav-
ings also are achieved ill
	
IICC package assembly process. The difference
between IICC and flat-pack assembly processes is represented in Figure 2-ll_.
Additional handling, lead forining, and lead cutting steps are needed to
assemble flat-packs, -while the cost of assembling LSI.;hips into IACC pack-
ages is about UIC same as that for chips mounted ill
	 This process
call be modeled ill 	 cases (flat-packs and IICC packages) by means of the
float' charts shows ill 	 2-13.
The assembly of hermetic chip carriers onto P11'Bs was modeled
front the process represented ill 	 2-14. An analysis of this simplified
process shoe.-. that the cost of IICC assembly is modeled by the equation
CIMA, - ((GLF I CTIN+CVC I CLT•I•CLI^,t+CCI q-CRS+C CTA-• C,T1:20h
-+A CRIVA+CCT+CINSPA) - ( 1 FD) - (CLFI CTIN+CLT)) • 11'R, ( 17)
where D is a factor representing the assembly cost differential wheel IICCs
are used. Other cost savings are associated with materials costs. I-lernletic•
chip carriers call
	 purcha sed at a lower unit price than call flat-packs. Tile
difference ill 	 of these units as a function of lead/pad count is reported ill
Figure 2-15.
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The component parts material cost, (CCOMP) then is modified to
include the cost effects of the HCC package:
6
	 CCOMP = B • 15 - NFP	 (18)
where B is a coefficient of proportionality. The term B - NFP is the actual
number of HCC packages used. The number 15 represents an average cost
value for flat-packs with LSI chips, and NFP is the number of flat-packs.
In addition to the above-described cost saving's when HCC packages
are utilized, the cost of associated materials items such as CMM and CMP
(page 2-14) is reduced because of the space savings attained with HCCs.
2. 1. 4 Computer Programming and Models Verification
Computer programs were developed for the computation of PWB
manufacturing costs in a fashion similar to that developed for hybrid micro-
electronics subsystems. Such models, developed and expressed with mathe-
matical equations, turned out to be equally suitable for programming, when
compared with the hybrid models. Consequently, the computer was used not
only to verify the initial functional relationships assumed to exist between
parameters and costs, but also to refine them.
Two computer programs were written: one to compute a single-
valued cost function; the other, to generate a cost surface. The single-
valued -cost -function program includes three application cases: analog,
digital, and hermetic chip carrier. Normally, the program computes the
cost for the analog case if the other two are not requested specifically.
Hermetic chip carrier technology is a growing LSI packaging approach
which allows dense packaging of LSI chips, along with improved performance.
A cost impact study in comparison with more traditional technologies ( such
as conventional PWB assembly) is important as an aid to enhanced imple-
mentation of this relatively new technology into the mainstream of electronics
packaging methodology. The cost factors and equations developed for the
HCC technology were computerized, and the total cost of PWB manufacture/
assembly with HCC packages was computed.
2-33
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For a given set of input variables, the program corrlates andprints
out PWB fabrication cost, PWB assembly cost, recurring material fabrica-
tion cost, recurring material assembly cost, fabrication complexity factor, 	 -
assembly complexity factor, and total manufacturing PWB cost for the three
cases (analog, digital, and PWB module with HCC packages).
The program to compute a single-valued function is reported in
Appendix D; typical print-outs are shown in Figure 2-16. Meanings of the
symbols used, and that of the process steps have been included in the pro-
;	 gram printout, so that interpretation of the equations is relatively simple.
The computer programs required to generate cost surfaces were
developed for conventional ( PWB) fabrication/assembly in a manner similar
to that utilized for hybrid microelectronics. This program, shown in
Appendix E, generates a matrix of cost values which then are plotted by
means of any convenient graphical display program to generate cost surfaces.
A typical graphical output computed from usage of this program is
shown in Figure 2-17, which illustrates the total manufacturing cost surface
as a function of layers and production volume. An alternate view of this
same cost surface is obtained by rotating the axes, as shown in Figure 2- 13.
As production volume decreases and the number of layers increases, the
cost increases. The non-linear behavior of cost withthese parameters is
attributable largely to the presence of the production-volume term.
When the cost surface representing total PWB manufacture and
assembly is compared to that for PWB fabrication alone (represented in
Figure 2-19), it can be seen that the latter varies with the number of layers
( especially at low production volume) much more than does the total PWB
manufacturing/ assembly cost. Evidently those costs involved in the assembly
of conventional component parts onto PWBs cause potentially significant
changes in the overall surface shape.
2. 1.5 Recommendations for Future Study (Task A)
Mathematical cost models are useful only if they can be interpreted
easily by engineers, designers, and production managers to estimate the
cost evolution of electronic systems as the technology changes. Model
representation therefore must be easy to understand, and the means for
2-34
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PRINTED WIRING BOARD MANUFACTURE:
SPECIAL CASE SELECTED: NONE
(CARRI = CARRIER; DIGIT = DIGITAL)
PWB FABRICATION COST C'MFAB = $214.54
PWB ASSEMBLY COST C'MA = $236.10
RECURRING MATERIAL FABRICATION COSTS CMRF = $10.38
RECURRING MATERIAL ASSEMBLY COSTS CMRA = $4575.60
FABRICATION COMPLEXITY FACTOR CCFAB =.500
ASSEMBLY COMPLEXITY FACTOR CCA =.500
TOTAL MANUFACTURING COST CPWB = $5036.61
PRINTED WIRING BOARD MANUFACTURE:
SPECIAL CASE SELECTED: CARR!
(CARRI = CARRIER; DIGIT = DIGITAL)
PWB FABRICATION COST C'MFAB = $159.64
PWB ASSEMBLY COST C'MA =$338.50
RECURRING MATERIAL FABRICATION COSTS CMRF = $5.92
RECURRING MATERIAL ASSEMBLY COSTS CMRA = $823.70
FABRICATION COMPLEXITY FACTOR CCFAB =.453
ASSEMBLY COMPLEXITY FACTOR CCA =.500
TOTAL MANUFACTURING COST CPWB = $1327.77
PRINTED WIRING BOARD MANUFACTURE:
SPECIAL CASE SELECTED: DIGIT
(CARRI = CARRIER; DIGIT= DIGITAL)
PWB FABRICATION COST C'MFAB = $214.54
PWB ASSEMBLY COST C'MA = $185.73
RECURRING MATERIAL FABRICATION COSTS CMRF = $10.38
RECURRING MATERIAL ASSEMBLY COSTS CMRA = $1430.00
FABRICATION COMPLEXITY FACTOR CCFAB =.500
ASSEMBLY COMPLEXITY FACTOR CCA =.500
TOTAL MANUFACTURING COST CPWB = $1840.65
(NONE = ANALOG)
Figure 2-16. Typical PWB print-outs.
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1.
implementation must be readily accessible. The three-dimensional display
of cost functions, devel )pad under this program, is one methodology fcr
effectivel y, transfe-ing information from mathematical algorithms to the
point of implementation.
The study of cost surfaces eventually will lead to a classification of
cost factors and model types which are invariant for given sets of electronic
systems (or technologies). Specific cases then can be deduced from these
invariant sets of surfaces, and with the appropriate boundary conditions
which identify a given electronics module, appropriate mathematical eq%.a-
tions can be formulated.
It is proposed then to undertake a study of the properties attributable
to cost surfaces. A question such as: "Could hybrid microelectronics pack-
aging technology be combined with conventional PWB packaging to form as
entirely new type of electronics packaging methodology? ", could be answered
by taking representative surfaces for the two existing technologiea and
deforming them until they overlapped. If overlapping is obtained with a
permissible deformation process, then the deformation parameters will be
representative of those technological changes which make possible a unifica-
tion of the two differing technologies. The development of cost surface
analysis techniques will be extremely beneficial; especially in those fields of
electronics where growth depends upon the converges.-e of several apparently-
differing technologic
2.2 TASK B - TAPE CHIP CARRIER (TCC) DEVELOPMLi1T
The emphasis over the past six months has been to continue refining
existing processes, and to initiate new processes and equipment designs in
order to improve yields, improve product reliability, and increase produc-
tivity. This expanded vie v of Task B and its goals resulted in faster, better,
and more versatile ,-ethuds for many of the tape and wafer fabrication steps.
The main approach has been to process at least three to ten tz.pe
strips at a time, of increased lengths ranging from 14 inches to three times
that (or 42 inches), instead of the individual one -tape -at- a -time means.
Still other approaches allow the initial- processing of uncut tape carriers with
special reel-to-reel stations. The usage of larger tanks provides the ability
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to plate, develop, strip, and rinse more tape strips at a time, and in a
,Wanner which is more effective than that used before. Special file, h;ndling
fixtures, ovens, hangers, cutters, splicers, anti cleaning equipment nox% are
either in use or beir ;, installed to better control and expedite tl:e processes
involved. Additionally, up-to-date digital-reading, electronics equ,p,,,ertt is
being used, and wherever possible, standard 35 - min motion picture equip-
ment is employed.
2.2. 1 Tape Process Refine:nent
The general processing procedures for tape carriers basicall y ren ► ains
the same, with changes made mainly with respect to the use of nvN\, more
effective equipment, and increased tape strip lengths. With reference to the
block diagram of Figure 2-20, and beginning with the initial cleaning step,
a reel-to-reel station ( shown in Figure _'-21 ) is being used to run continuous
uncut or other strip lengths as desired through special felt pads, saturated
with a cleaning solution (Arnmoniuni PersUlfate); then onward through an
atomized distilled water spray rinse (shown in Figure 22) or into a distilled
water bath.
Tape Photolithcgraphy
The drying or photoresist pr• ebaking of the tape can be done ten at a
time, using any length up to 4,'. inches, within either the standard P^lue Ni
oven (shomrn in Figure 2-23:x) or xvithin the filth dr vin
.
Q overt (shIM11 in 1•, ig-
ure 2-23B), secured by means of a special hanger. These process improve-
ments provide greater tape throughput with much less handling ti ► i,e, thereby
permitting increased yields.
Roller-coating wet photoresist with the Gyrex 'Type 9 Microcoater
remains the 3a,ne as reported in the Interim Report ( " . (Figure .'.-I i,
page 2-27), except that a fixture has been added (sho , vn in Figure 2-24) which
accepts 14-inch tape strips in lots of 10 for baking-on the photoresist, and
for transporting the strips between labs. With this fixture, less oven space
is needed, and less handling is required; but moreover, there is no more
damage due to sliding strips. To better achieve the 1 .1-inch-strip capability,
a special cutter has been constructed (sho\vn in Figure 2-25) to accept reels
-40
1
	W 	 '^ N
	
N	 > W
	
O	 o	 O ¢
	
•	 O
a C
I
v
Y
	Q N
	
0	 I
m N 	 ^	 U
LL u
^QO
O
m
Q b9	 ^ N
	O VI	 S N
	
uW	 O^'
	Q a	 f	 > Q J
J ^ ^
^C
l
	
V ^	 W U
I	 Q O
0 O
L
O "'
a 
z 
¢O
	
¢ U	 a .
	
"0
	
; O
	
O	 zT Q
7
J
Q4,
LA
JV
> N
a
C
o	 QC
U
N W
	• 	 CL
	
0 4
	 l	 J
	7 ^-
	Q	 !^	 W
^ .
I V N
	
OQ	 O
Uc
• Q
h
Q N
¢
I
_O
Q .
Q J V
I N W
> Y1
7	 ,oq
U
0
s	 aJ	 N
• o ^ ^	 U .
	 UM N
	 O
I J
W
W
~	 rQ
J J
	
V r
• W	 a NOv
~ ZV	 JW	 u
J
CN
fV
fV
m
7
01
Q	 LL
O
Q n
W Q
J
V
I
'o
Q.3 u
CL
N W
1 N
Z
I- r It
r^)
b
Figwe 2 21. Tape chip career reel -to -reel
pre cleaning.
W WD
1 ,
4,W
Figure 2 22. Atomised spray nnse station.
OGIIV& P	 .qi. P00i Ac,^
2-42	 it
.N
E
,.
.	 11
II^rrrr
1 ^ r r r
1
a. Ten tape carrier strrirs diving in Blur M oven
_'	 G
b. Ten tape carrier strips beuug processed in (Itvinq ovens
Q^
Frquie 2-23, Improved tape carrier photoresist elrvmq'pre•!rakrnq.	 0^'Q.
^.
2-43
tf
A
v
0
f ut^
	 l ir^i^I ^h\
	 ,ip.
E 11 1tnr 2 25. Vii t , fu It uut tnChn,,
,'--14
of tape as received from tl^e vendor in lengths up to 1000 feet, to measure
out the strip lengths desired, to repeatedly cut these strips square, and to
hold the free end from the reel ready for the next cut. The cut strips are
of equal lengths, and the entire cutting operation takes place in a much
shorter time period, and with less handling.
Alternatively, a new concept of roller coating with 42-inch strips is
being studied. T,-.e use of a transport tube (shown in Figure 2-26) will pro-
vide a means of holding 10 strips around a six-inch-diameter plastic opaque
tube, utilizing another outer opaque cover for traveling between labs, for
dr , ing, and \\hen etching. This tube concept \, -ill be reduced to practice
during the potential follo%\-on program to be proposed as Supplementary
Agreement No. 3.
The exposure station has been redesigned to accommodate a special
vacuum frame (shoxvn in Figure 2-27) which holds three of the 14-inch strips,
and m.^ith more intense lamps replacing the previous 400-watt mercury vapor
light source. Replacement of the mercury vapor lamp with a 4500-watt UV
system has decreased the exposure tinie to less than half that required
earlier (from 270 to 120 seconds). Usage of the new vacuum frame triples
the throughput; but moreover, the three tape patterns etched into the frame
provide the standard 35-mm sprockets and site supports to improve tape
handling. This fixture also facilitates the use of 35-mm film photornasks,
which are an attractive alternative to the usage of mylar sheet film photo-
masks, in that the former includes inherently-built-in alignment accuracy
brought about by pre-punched sprocket holes. In addition, being of standard
35-mm film, they can be used for exposing tape by means of a closed-loop
concept which permits hands-off, automatic program processing as shown
in Figure 2-28. A digital LED displaying counter and opaque standard 35-mm
leader tape are used here, together with photo-optical sensors (shown in
Figure 2-29) to pick up the sprocket holes, to count between exposure frames,
to count the number of sites exposed, and to shut off the system when the run
is completed. This closed-loop concept is being investigated for implementa-
tion during the potential follo« v -on program to be proposed as Supplementary
Agreement No. 3.
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Large stainless steel tanks with temperature controls and a dry
nitrogen bubbler agitation system have been added for wet photoresist develop-
ment, dry photoresist development, photoresist removal, and spray rinsing
(shown in Figure 2-30). Each tank is capable of handling 10 or more 1.1-inch
tape strips at one time to improve productivity. Moreover, usage of con-
trolled heat and agitation permits more uniform and repeatable development
times. The purpose of the agitation system in the photoresist remover
solution is to accelerate the process; again improving productivity.
Application of Shipley Type AZ1350J photoresist to the polyimide
window to compensate for the ''tent'' effect (Interim Report ( " , para-
graph 2. 2. 1, page 2-19) has been improved, both in its uniform coverage
and its application speed. The liquid resist is applied by dispenser means
to the five-mil stepped areas, rather then by hand brushing. A brush is
used only for touch-up, and than %k-ith a single-stroke technique made possible
by using window-size, 6-to- 12-mm-wide brushes. Also, a new reel-to-reel
tape handling station (shown in Figure 2- 31 ), or a three- strip holding plate
(shown in Figure 2-32) can be used. Both approaches reduce the handling
time significantly, lessen damage, and thus again improve yield.
Photoresist postbaking has been reduced from 125 0 C to 1000 C, and
is followed immediately by the dry resist lamination. The new temperature
was selected for its compatibility xrith the new a , indo\, - coating method, and
to be compatible with the 100 oC lamination temperature of the Riston
Type 218R photoresist. By laminating immediately, the Riston conforms
better to the geometric step of the window, giving better protection from the
etchants in lead-defining later on. Although either 42-inch or 14-inch tape
strips can be laminated, the shorter length has a wider alignment tolerance,
and thus permits achievement of the best yield.
Tape Etching
Etching has remained unchanged with continued use of the Chemcut
	 -
Model 547 Spray Etcher. Two designs are underway however, to improve
productivity. The design of a tape strip holder for securing the longer 42-inch
	 .
lengths eliminates many of the taping and cutting operations presently required.
The proposed alternative design is to process reel-to-reel with the Western
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rigure 2 30. Wet photoresist developing, dry photo.
resist developing, and co-resist removal stations.
Figure 2 31. Resist dispensing on continuous tape
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Technology Association Dynamil VRP 50 Spray Etcher (shown in Figure 2-33),
using pneumatic or hydraulic atomized spray heads, with a motorized 35-1-lim
motion picture rewind system. Usage of the atomized spray for the etching
and follow-on DI-water rinsing steps will reduce li q uid spray pressure on
the leads, thus reducing daniage and increasing yield. The atomized spray
has been evaluated, and will be installed as a standard processing technique
Burin, the time period to be proposed as Supplementary Agreement No. 3.
Visual inspection can be accomplished with separate tape strips, or
as a continuous spliced length on a new reel-to-reel inspection station with
a built-in 7-to-30X zoom microscope; built-in illuminator with intensity
selection; adaptor selection for other INII reels, standard 35-mm 400-foot
reels, or 35-nine 1000-foot split reels and -,^ith either Square, round, or core-
type centers (shown in Fit,ures L-34:1 and 2-3413). This station increases
productivity, and because handling is reduced, it also increases yield.
Tape Plating
A number of improvements have been made with respect to tape
plating processes. These improvements result in better yield, and also in
enhanced versatility. New gold a,.d nickel plating tanks, complete with
plating apparatus (shown in Figure 2-35), and an improved power co.-trol
console sho ,,,^'n in Figure 2-36) have been placed into operation for this pur-
pose. Only the gold plating set-up currently is being u:.ilized; both plating
baths have been equipped to handle from six to ten 14-inch tape strips; to
allow mixing of lead patterns; to provide capability for setting plating cur-
rents on an individual_ basis, and to utilize temperature-controlled quartz
heaters iii combination with recirculating pumps to provide more uniform
plating coverage.
The concept of motorized tape- strip- holder agitation in each plating
bath has been implemented to provide more uniform plating results, and the
usage of liquid level sensors will prevent run losses caused by insufficient
or unbalanced (evaporated) plating solutions. New Ph indication measure-
ments now are used to assure better bath control, and all plating currents
f	 are indicated digitally and continuously :.o reduce meter reading errors.
Separate ten-turn counting dial controls are provided, along with a ten-Jack
I
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Ma. Tape chip carrier visual inspection station for
strips or continuous reel-to eel usage
b. IMI reel, 35-min 1000' split reel, and 400'
standard 35-mm movie reel, with center adapters
for reel interchangeability
Figure 2-34. TCC reel usage.
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F igure 2 35. Improved p lating tank set-up
Figure 2-36. Plating contr ol/power supply console.
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a. Capacitance test . :rg of etched tape , strips
b. Measuring contact resistance of mounted tal1e'
strips with a Fluke Ty{) ,,
 8502A iesrstance bridge
Figure. 2-37. Plating set upimoni tot irig equipmen,
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A
, .mtrol p-in. • 1 for indi\iduali: ed selection and control of s-1 — cific t. ► pe types.
c.,pacitance test fixture (shtmn ill 	 47:\) is being utilized to sense
the etched p.tttertl are. ► so tli. lt initial platinp current requirements ► rl. Iv he
deter-mined more accuratel\. :\ Fluke Type	 Digital Multinieter
(sho\\t. in Vigtire	 711) is he1nL used to 11101lit0l' reductions in cur'rc • nl \\llich
are required for accurate hlaIin: control. :\lonL \\ith these mr. ► surinL
devices, three Instruments arc • brilw used to check Platt-d thicknesses so
that specillc platitlL time regttirrrients 11111  be determined. 'I here include
t!ie Zeiss Ligilt ;et tion Mic roscape (shown in I' igure	 -"St. 1! '. Slo. ► .. Dcktak
(sho\\ n in E i^ ire	 ;y), and the '1 vpe DD-700 Iteta sc ope (sha\\ n in I' IL
I' 1L111't • 	 40).
In ill
	
to further incre.ist . ;field, the basic 11,111"'\\\ell- desiLrled
1	 'pi-ltirlL rack (s•` .^;^: 	 in tl:e ltiterirn i:ep, , rt	 ,	 I ...:rc•	 - 1 •1, 1 1.1 - c	 ; I , ur -
rently is being recivsitned, as indicated ill 	 ipire .'- .11, to provide four
addltlotl. tl pht ill ; 1), sitlotl 	 .1- ti - I)c .ompatIbIt \%it 11 t!',. t('11-rtr 11) prt -
t'e^^lrl^ tllt'tlllldol^ alt'* ) , t„ pr, \'idt' better Inch \'Idual ,, nta, t . apahlllt \, to
be compatltilt , with the ten- jack control panel c• lrcuitry, anti to provide a
hingeable \'c • lr ro- strip latchin g co\ o  for quit ker .Ind less dama,:inL loadinL
anti unloading; oper.ttions.
iiuglics tape chill carriers currc • nll\ tre beinL produced satistactorily
with onl\ gold platin,: over the etched copper. '1 he Idditiarl of a one-micron-
thick pLited r:ickel laver l/et\yecn tht' copper .t? cd the cold is brill^ investigated
ho\\e y er , for the purpose of prc•\ tinting possih1v inter-diffusion of the gold
.1 Ilk.;
 
the copper, thu, .Issurirt_ lr.tc! integrit y wide  potenti.illy- .tdvel'se environ-
tnent.11 conditions. 	 :\ contirlui':
.' in\ estiL.Itioli involving pull-strength testitlg
of chips g.1lig- bonded to tap t, chip carriers and to hermetic chip c.irriers will
serve to dt , tet• niinc • v.-hether .Iddition of the nickel h. ► rrier layer \\ill provide
the hest relia!)ilit y and yield.
1)'e reel -to-reel static\11 1, utilized again for fimil visual inspection.
Designs currently are being nl.ide however, to co-reel etched and plated
tap; onto the standard IM1 reel (shown ill 	 2-42), along with ^`•- tilnl
st.lndarcl movie leader — ilized as a separator. :\ splicing st.ition (sho\\ti in
l-'igure 2-43) is utilized to connect all conlplleted and acceptable strips into
.1 continuous strip. Much tilde is saved and	 handling is
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reduced as a result of utilizing co- reeling and splicing techniques; the tapes
are:
i.	 Now easily and safely stored %within standard film cans (shoxvn
in Figure 2-44),
Take up mininium storage space, and
Are immediately available for use on the IMI 1 Iodel 207
Inner-Lea pt Bonder.
Wafer Burnt) Process Refinement
Fabrication of a fountain - type plater ( discussed in the Interim
lteport(2) . Paragraph	 pages 2-21 812-21 9) is progressing well. The
ma 
.
4)r initial in-house design work has been completed, and assembly is in
progress, as shoen in Figure 2-45. I'he plater comprises three fountain
stations, all fed from a non-filtered pump through three individual floe meters.
T\^o cups ur fountains accept either three-inch or four-inch-diameter silicon
wafers; the third cup is intended for any wafer three inches or less in size.
t'sable remnants which may be broken from expensive large wafer patterns
(or which may he shipped ii. mixed form by semiconductor suppliers desiring
to suppress their yield inforniation), thus can be utilized effectively, Usage
of smaller wafer sections is made possible by multiple wiring of parallel-
connected individually- spring-loade(I contacts, as shown in Figure 2-46.
Other special features to improve bump uniformit y , to minimize height
variation, and to promote good bump shaping, include the follo."ving:
I. An entrance chamber to create a more even and reLUlated
pressure source,
A finely -perforate d baffle to partially regulate the pressure;
.ind to provide a uniform vertical flow rate across the inner
tube area, upward through the anode screen, and onto the
wafer, and
1 .	 Large peripheral oxit holes to assm-c more-uniform floe
rate across the fuli \\afer surfaces.
These improvement are sho\\n in the diagram of Figure 2- 46.
Outer anode contacts provide electrical connection without introducing
contaniin.ttin: contact materials \\hich could affect the h.irdness (and thin
the hued-ahilit y ) of the plated humps. A secundar\ pumping system include,
in-line filter s to recirculate the plating solution continuously , and to remove
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Figure 2 45. Wafer fountain plating station.
WAI E R LOADING/
UNLOADIP • '.. RING
WAFER
EXITS FOR
ELECTROL .'TE
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CONTACTS
BAFFLE
SYSTEM BASE
Figure 2 46. Fountain plater cup with spring contacts
and per ph?ral exits for electrolyte flow
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loose particles. This system (shown ill Figure 2-47) pumps the solution
around the outside of the three cups and around a quartz heater. This outer-
bat}. circulation permits usage of a single heater for all the fountains. In
addition, the outer bath acts as a buffer to the natural atmosphere tempera-
ture changes, and to the temperature changes of the cycling heater. As an
added safety feature, this outer bath is used to sense and thermostatically
control the temperature, and also to provide a level below which the system
automatically will shut off. The result will be fewer unplated or thinly-
plated blimps, currently caused by particulate contamination.
Currently, studies are continuing ill
	
effort to improve adherence
of the dr y -resist pattern-platin1 ! film. There have been sonic • lifting prob-
lems, contributing to partial less of othem\ise Load chips. It is felt that 1
Il10 oC preheating technique should be used on the wafer in 1 111tlnn( I r similar
to that tltiliz.ed for tape , arrier strips t F igure 2-20, step 1 3). In addition,
other cleaning and dr\-ing methods ma y be used. The need for these latter
improvements is based on results of research studies of thin film deposition
precleaning techniques. Toward this end, a cascade rinse station, sho\\n in
Figure 2-48, currently is being added.
2.2.2 ILB Pro cess Refinement
During the time period covered by Supplementary Agreement loo. 2.
Hughes received a Model-207 production-grade Inner-Lead Bonder, purchased
from International Micro industries (IMI), Cherry Hill, New Jersey as a
capital equipment item. This equipment, shorn ill 	 2-49A, was selected
over the more-v,idely-used ,lade Corporation inner-lead bolder after a
tliorouch competitive evaluation involving relative versatility, flexibility,
adaptability to hybrid Microcircuit applications, operational reliability, and
overall effectiveness. The close-up view of Fi .,, ure 2-49B shows a bumped
\safer ill 	 ,ritli the n1.+tching tape carrier strip superimposed ill
	
film
carriage.
Checkout activities related to this machine were initiated during the
first six-month period of this follo , r-on program, and have been continued at
a relatively lomc level during the latter six-Month period. Current Hughes
tape chip carrier applications require only small quantities of inner-lead-
bonded semiconductor devices. This minimized initial need to date has tended
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to discourage strong investment of relatively limited manpower toward
detailed checkout of equipment which already has been proven effective in
small quantity applications. As Hughes internal needs increase, ILB
process refinement vrill be expanded.
2.2.3 OLB Process Refinement
During the time period covered by Supplementary Agreement No. 2,
the combination excise/forming tool diagrammed in Figure 2-50 was designed
and ordered through the Hughes Industrial Product Division (IPD), Carlsbad,
California. An assembly drawing of this tool (which was delivered during
August, 1979) is shown in Figure 2-51.
Hughes has procured a manual Outer-Lead Bonder from IPD. This
bonder, shown in Figure 2-52, may be used in either a pulse- reflov. - solder
or a thermocompression-bonding mode. It utilizes a Hughes thermocouple-
controlled AC po ,,, -er supply and a Hughes welding head fitted with a tungsten-
carbide square-ring bonding tool. The unit is designed to supply a controlled
"Ting e-At-Temperature" heating pulse,u• ith separate time, temperature, and
force adjustments. Its operation, shown in the close-up of photograph of
Fi&ure 2-53, involves vacuum pick-up of the "spider" (excised chip with
formed tape-carrier leads attached); placement of the substrate (in this case
represented by the hermetic chip carrier) through light-beam alignment; and
outer-lead bonding by foot-pedal action: as the foot pedal is depressed, the
vacuum quill and surrcunding collet is lowered until the "spider" die makes
contact with the substrate, on which an appropriately-located "dot" of epoxy
has been placed. As the pedal is depressed further, the collet makes contact
around the OLB lead periphery, and sufficient pressure is applied to activate
the digitally-timed power supply, either in a pulse- reflo.r- solder or thernlo-
compression bonding mode. After pre-set heat and pressure is applied to
make the bond, the preprogrammed power supply turns off, and cooling action
takes place. At this time, the pedal is released, and the next "spider" assem-
bly may be aligned for vacuum pick-up. A typical outer- lead- bond to a thin
film gold metallization pattern requires a tool temperature of 450 0 C, pulsed
for one second at 17, 000 psi per bump. Stage heating, need not be used in
this outer-lead bonding process.
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Figure 2 . 52, Hughes IPD manual outer-lead bonder.
Figure 2 53. Close-u{) ol)eiation of Hughes IPD manu;a outer-lead bonder.
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This OLB concept reao:!y \vill be adaptable to semi-automatic opera-
tion when capital fundi , becomes available. HurOies OLB activities cur-
rently are confined to those which can be accomplished with the manual unit.
Appropr:ate tools have been ordered to demonstrate OLB processing; of the
semiconductor devices listed as A, B, C, and D in Table 1- 1. The remain-
ing; OLB tools (including; those required to demonstrate TCC processing: of
STAR devices) v.-ill be procured as the need arises for their use.
2.2.3. 1 full-Test Res ults xvith Chi ps Mounted in Hermetic Chip Carriers
During; the first six-month effort under Supplementary Agreement
No. 2, Ilughes Type HCTNIP 182-4 wafers (32 x 8 Static RAMS) were bumped,
inner-lead-bonded, excised, and outer- lead- bonded to standard 24-lead
commercial-style hermetic chip carriers to form pull test samples. The
bumped wafers exhibited a 75 -ko -90-gran , bump shear strength, with all
failures occurring; as chip-outs in the silicon beneath each bump.
The size of the clip is 0. 1 17 in. x 0. 156 in. , leaving a lead span of
70 to 105 mils within the chip carrier. Lead widths at inner ends varied
from 4. 0 to 4. 5 mils. Double-bond pull testing was performed at a rate of
four grams-per-second, %%-ith the hook gripping in the center of the span.
The mean pull strength of 122 leads was 53. 2 grams, with a standard devia-
tion of 12. 6 grams (n- I weighting). A histogram of the data is shown in
-igure 2-54. A nia jority of the pull strength failures occurred in the lead
itself, with only one bond lifting from t1--e chip carrier pad at 45. 6 grams.
Other modes of failure included lifting at the inner bond, bump shearing at
the thin film interface, and chipping of the silicon beneath the bunip.
2. G. .1 Test/Burn-In Process Refinement
:\11 tape designs for semiconductor devices (listed in Table 1- 1 )
utilized as investigative vehicles under this program include provisions for
burn-in and functional tCSt:mg after ILB, as discussed in Paragraph 2.2. 5,
page 2- 54 of Report No. P78- 549. The manual punch-out tools shown in
Figure 2- 55a and 2- 55b are used to remove tape metallization shorts, and
appropriate wire bonds are added where required. An example of the TCC
tape punch-out sequence and resulting interconnections for plating, burn-in
testing, and functional testing required for a typical CNIOS device, is shown
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Figure 2-54. DOUble-bond pull test distribution -- 1824 static ram in 24-pad HCC package.
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al TOOL/DIE PUNCH OUT SET - BENCH TOP MOUNTING
b) HAND-OPERATLD PUNCH-OUT TOOL
Figure 2 55 Manual punch-out tools.
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in Tahle 2-8 and illustrated in Fi g ure 2- ma c,. Tin g e/funding limitations
prevented detailed invc• sti.ation and demonstration of burn-in/functional tt'st-
int durin g thi- Supplcmentar\ -Agreeme • lt No. -2 time period. 5u: h denlon-
trations are vital to TCC te:hnolocy implementation in man%- hybrid micro-
o1c, tronir - .ipplic ations. For thi- reason, any follim -on program proposed
I)\- I lui:hes for a potential Supplenlerltary A\ :reemcnt No. 3 \\ ill  be based
strongly oil 	 and dt'nlonstratinL effc• .tivt'ness related to testing/burn-in
A-pt'k is of tilt' .1 t'11ll: ondu: for de\ • ices mounted on tape chip carrler.s.
11\• brid M icrocircuit Applications
\ Ilught's -designed Digital Correlator Ilybrid Microcircuit Wart
No. lo40'-;otl) used on an ad\anct'd-technology Air Force communications
s\-stem has been selected for the first TCC process demonstration circuit
TAF,1,F: 2-S. I-A \MPLF. 01:' TCC T:\1 v PUNCH-OUT CONNECTION
SEQUENCE kTYPF: 342 C MO5 DIGITAL CORBEL:\TOR)
C onditlun
No. Description
Pattern Punch-
oil t an, I \\ i re
 -
Bond
Connections Remarks
1. Original Tape None All metallization electrically
Pattern interconnected to permit
( Figure 2-23a) electrolytic gold plating
2. Burn-in Tape Positions "A" Interconnections remain for
Pattern Punched Out. burn-in testing.	 Bias Voltages:
( figure 2-23b) Wire Bonds 5 volts from outside bar to
"X-X" ground; 10 volts from inside bar
Connected. to ground.
3. Functional Positions "B" Probe Pins apply a +5-volt
Test Tape Punched Out. signal bet ,,x , een pad 3 and
Pattern All Wi • ,ground (pads 4,	 13,	 23,	 and(Figure 2-23c) Bonds Broken. 31); a -ti-volt signal bet\Veen
pad 24 and ground; and a
+ I O-volt signal between pads
112120121122  and ground.
Functional test outputs appear
as specified levels at
appropriately-numbered clock
and sis,nal pads.
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•5 VOLTS	 GROUND• 10 VOLTS
CLOCK L,NE
B. PREPARATION FOR BUHN-iN
fS
CLOC K LINEU PUNLIHI 1Al
LOCUS AREA FOR TAPE PROBES
A. PLATING INTERCONNECTIONS
C. ADDITIONAL PREPARATION FOR FUNCTIONAL
TEST AFTER BURN-IN.
1
• 5 VOLTS	 .HIIUND
REMOVE WIRE BOND S IX — X of FIGURI 	 1381
Figure 2-56. Tape Punch-out sequence.
2-72
under thi s program. As sho.. • n in the- schematic diagram of Figure 2-57,
this n;ic ru: irc-uit is an excellent example to illustrate the econornic need for
TCC te:hnolo g ., since- a sin g le rel.+ti:elf complex C MO5 LSI device (11uviles
Tvpe 1037142) is utilized tell 	 The conventionally-..ire-bonded vc rsion,
sho p• n in I figure 2-58, currently is being fabricated in the Hug lies -Ne..•port
Beach SSPD Hybris} Microcircuit Laboratory. First- pass yield rates typi-
cally arc• less than 50 percent, since the chips cannot be characterized
functionall.• ill 	 cost-effective p lanner prior to microcircuit assembly.
:Mechanically-satisfactory Type 342 wafers were bumped during the
first six-month time period under Supplementary-Agreement No. 2, as
:111 ► strated in Figures 2-59a and 2-591). The firs`.-iteration patterned tape
for this application is shown in Figure 2-60: this same tape is shom.• n super-
imposed over the matching bumped wafer ill 	 2-61.
Several shortcomings were noted in this first-iteration tape pattern:
the longer diagonally-patterned runs .., ere too narrow to achieve the rugged-
ness of structure normally associated with tape carrier leads. In addition,
overlay c}ieckout between the ceranlic- based interconnection network and the
tape carrier network patterns was insufficient to prevent a minor offset con-
dition. For these reasons, a second-iteration tape carrier layout was
desi gned and fabricated.
The single-layer thin film interconnection network (substrate) cur-
rently being utilized (Figure 2-58) has been replaced by all 	 niulti-
layer thick film network; the t-\% •o metallization patterns and the dielectric
pattern for this netm.-ork are shown in Figure 2-62; a photograph of the com-
pleted multilayer network is shown in Figure 2-63. During the second six-
month time period under this program, the ILB, excising, forming, and
OLB efforts necessary to fabricate mechanical samples resulted in the tape-
mounted digital correlator chips shown in Figure 2-64, and the completed
digital correlator unit shown ill
	 2-65. Electrically -operating versions
g ill be fabricated, and comparative yields betm-een the TCC and "t-ired ver-
sions «ill be evaluated during the potential follo« • -on prograni .. {rich will be
proposed by Hughes as Supplementary Agreement No. 3.
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Figure 2 . 58. Conventionally wire-bonded version of type 1040568 Digital
Correlator microcircuit
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b. CLOSE UP VIEW
F
-'g'jre 2-59. Bumped Type 342 CMOS digital cortelatoi wafer.
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Frguie 2 60. Tape carrier pattrvned for Tyfx 342 LSI devices.
Ii
Figure 2-61. Tape carrier for Type 342 devices shown superir.iposed
over matching bumped wafer
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Figure 2 62 Metallization dielectric patterns for Type 1040568 dlg tal correlatol
mUltilayer thick film interconnection network.
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Figure 2 63. Screened/Fired multilayer network for digital correlator.
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Figure 2-65. Completed digital correlator hybrid microcircuit (mechanical).
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2.2.6 STAR Wafer Application
During November, 1978 telephone :.nversations, cognizant MSFC
personnel agreed to supnly mechanicai waters and pad location masks so that
Eughes wafer bumping activities on STAR devices could be initiated.
For the initial baseline concept, it was envisioned that 84-pad
hermetic chip carriers 1,HCCs) would he used. The layou* drawing of this
HCC package (Figure 2-66) show's a 0.470-inch souare cavity.
It was planned that gold-bumped STAR devices were to be bonded
eutectically within the HCC package cavity during the Supplementary-
A
.
ureement-No. -2 time period, using either gold-silicon or gold-germanium
preforms; after \t-hich one-mil gold wire interconnections were to have been
made (both chip-to-chip and chip-to-package bonding shelf) by means of the
Hughes Model 1460 Semi-Automatic Wire Bonder.
Eight 1. 5-inch-diameter 38-pad STAR mechanical wafers were
received from MFSC on 12 January 1979, together with metallization masks
on 2-inc', x 2-inch glass plates. During a January, 1979 visit by MSFC per-
, jjnnel to Hughes-Newport Beach, program progress was discussed. It was
pointed out that 3-inch x 3-inch masks are required to match currently-used
Hughes aligners f-)r wafer bumping, and that these masks should include pad
metallization locations/sizes only; the scribe lines and/or actual intercon-
nection metallization which appeared on the masks received f rom MSFC were
to be deleted to avoid excess gold plating in unwanted areas.
A second shipment comprising 3-inch x 3-inch rnas?;s was received on
22 January 1979, but these also included the scribe lines/r.ietallization pat-
terrs. Dur-'.ng subsequent tele phone conferences with cognizant MSFC per-
sonnel, :.t was determined that the correct masks indeed were available; and
that they would be shipped within several days. In the meantime, the wafers
themselves had been sputter-coated with tungsten-titanium/gold. They were
to be Cry- resist- laminated, and then placed on ''hold'' pending receipt of the
proper bump plating masks, expected early in February.
Corrected pad maF-'cs for the 38-pad STAR mechanical wafers were
received from MSFC on 5 February 1979. The eight 1. 5 -inch wafers which
had been received from MSFC on 12 j; nuary, and coated at Hughes with
tungsten-titanium/go1C, developed rYric:'o-cracks, and some actually were
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STAR Wafer Application
C! 6
During November, 1978 telephone :-,onversations, cognizant MSFC
personnel agreed to supply mechanical wafers and pad location masks so that
Hughes wafer bumping activities on STAR devices could be initiated. ^&
For the initial baseline concept, it was envisioned that 84-pad
hermetic chip carriers (HCCs) would be used. 	 The layout drawing of this '°	 3
HCC package (Figure 2-66) shows a 0.470-inch square cavity.
It was planned that gold-bumped STAR devices were to be bonded g, Al
eutectic.ally within the HCC package cavity during the Supplementary-
Agreement-No. -2 time period, using either gold-silicon or gold-germanium
preforms; after which one-mil gold wire interconnections were to have been
made (both chip-to-chip and chip-to-package bonding shelf) by means of the
Hughes Model 1460 Semi-Automatic Wire Bonder.
Eight 1. 5-inch-diameter 38-pad STAR mechanical wafers were
z
received from MFSC on 12 January 1979, together with metallization masks
on 2-inch x 2-inch glass plates. 	 During a January, 1979 visit by MSFC per-
sonnel to Hughes-Newport Beach, program progress was discussed.	 It was
pointed out that 3-inch x 3-inch masks are required to match currently-used
Hughes aligners for wafer bumping, and that these masks should include pad
metallization locations/sizes only; the scribe lines and/or actual intercon-
nection metallization which appeared on the masks received from MSFC were y
to be deleted to avoid excess gold plating in unwanted areas,
:j
A second shipment comprising 3-inch x 3-inch -nasks was received on
22 January 1979, but these also included the scribe line_/metallization pat- 1
terms.	 Dur:;.ng subsequent telephone conferences with cognizant MSFC per-
sonnel, it was determined that the correct masks indeed were available; and
that they would be shipped within several days. 	 In the meantime, the wafers
thems( , lves had been sputter-coated with tungsten-titanium/gold. 	 They were
:gym
to be dry-resist-laminated, and then placed on ''hold" pending receipt of the
proper bump plating masks, expected early in February. 'R
Corrected pad masks for the 38-pad STAR mechanical wafers were Y
received from MSFC on 5 February 1979.
	
The eight 1. 5 -inch wafers which r'
had been received from MSFC on 12 January, and coated at Hughes with J
tungsten-titanium/gold, developed micro-cracks, and some actually were p
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broken. Others broke after dry-resist lamination; a process which generally
does not cause %safer breakage. The eight-to-ten-mil nominal thickness of
these 1. 5-inch-dianneter ,\ , afers apparently contributes to their relati•I.,e>
brittleness in comparison to the 2-1/4-inch, 3-inch, and/or 4-inch wagers
normally subjected to the wafer bumping process (nominally 12-to-20-mils
in thickness).
Attempts were made to align larger wafer portions, so as to yield
initial bumped chips. This proved to be impractical however, and additional
wafers were requested frond MSFC.
These additional mechanical wafers, received during April, 1979,
were handled with extra precautions to preclude breakage. Bumping of these
wafers ".tas been initiated; completion will be scheduled to assure mechanical
checkout prior to receipt of electrically-operating wafers during potential
follow-on efforts to be proposed under Supplementary Agreement No. 3.
Time and funding considerations have precluded further effort related
to STAR devices under Supplementary Agreement No. 2. In connection with
potential_ follow-on efforts to be proposed for Supplementary Agreement
No. 3, the wafers frill be sawed (using processing discussed in Report
No. P78-549 (1) , Paragraph 2. 2. 2, page 2 -43), and individual chips will be
bonded eutectically within the 84-pad hermetic chip carrier as discussed
above. Thert-nosonically-bonded one-mil gold wire will form interconnections
between chips, and between the chips and package. The gold bumps on the
chips will port-nit nnononnetallic (gold-to-gold) interconnection bonding;
this will eliminate the possibility of gold-alunninunn internneta.11ic formation
and associated problems. The \wafers will be checked out for electrical
continuit y (open/shorts) after but-nping and before assembly.
Wafer dicing and assembly will take place after these preliminary
tests have been completed, so that testing may be performed at the package
level.
2. 2.7 Improved Packaging Recommendations
A method for improved packaging of bumped STAR chips from tape
carriers will be utilized under potential follow-on programs to be proposed
by Hughes. As indicated in Figure 2-67, this approach involves hermetic
2-84
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moft 4 STAR
c. Top view of STAR array package
PKG
LEAD
• IC-s ARE BUMPED, PLACED ON TAPE, TESTED, SCREENED.
• GOOD IC's (ON TAPE) ARE EXCISED, PICKED AND PLACED INTO PACKAG
• STANDARD INTERCONNECT PACKAGES CONTAIN "INTERCONNECT ISLP
TO ACCOMMODATE ADJACENT TAPED IC's.
• STANDARD PACKAGES TO BE AVAILABLE IN STEPS SUCH AS 2 X 2,3 X 3
a. Detailed top view
j
PKG
	
	 CHIP LEADS,
COVER	 ILB TO CHIP,
TC BONDED TO "ISLANDS"
EPDXY
CHIP
ATTACH	 STAR CHIPS, TCC
b. Cross-section, STAR standald packaging
Figure 2-67. Proposed STAR standard packaging.
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chip carriers which will be prepared by the addition of special interconnect
islands. These ceramic islands, previously metallized with interconnection
pads anti brazed within the package cavities, will serve as receptors for
the ou ter-lead bonding of pretested "spider" assemblies after they have been
ex%:ised from tape carriers.
Approaches such as this will aid in bringing about practical applica-
tions for the STAR concept under development at MSFS, Further Hughes
proposals will address problems of this nature; packaging approaches such
as this will provide viable solutions to problems involving cost-factors deter-
mination related to electronic subsystems utilizing LSI microcircuits such
as STAR.
w
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APPENDIX A
REFERENCES
1 .	 "Design, Processing and Testing of LSI Arrays, Hybrid Micro-
electronics Task", Final Report, Contract No. NASS-32607,
August, 1975. (HAC Ref. No. E07711)
2. Design, Processing and Testing of LSI Arrays - Hybrid Microelec-
tronics Task, Semiannual Report (March, 1979), NASA Contract
NAS8-32607 (HAC Ref. No. E07711); paragraph 2.2. 1, pages 2-3
through 2-15.
3. TIC No. 7631.10/187, Leadless Ceramic Chip Carrier Cost Analysis.
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APPENDIX B
HYBRID MTCRUELEC-
 PONICS - COMPUTER PROGRAM TO
CALCULATE SINGLE.• VALUED HYBRID COSTS
L^
00100 C „HYBRID MICROELECTRONICSI	 Cost Modeling Program„
0020 0 IMPLICIT REAL(K,L)
00300 C This pro gram com p utes the followin g values and
00400 C outputs them at the terminal and into the data
00500 C file HYBRID,DATi
00600 10 FORMAT	 (/,• Complexity factor CC
	 F4,2,/)
00700 20 FORMAT
	 (' Substrate fabrication cost C "SP
n	 00800 2	 =	 S
	 t o 	 F6,2,/)
00900 30 FORMAT (' Assembly cost COAT
01000 2	 =	 6	 ,r	 F8,2,/)
0110 0 40 FORMAT
	
C O
	
Recurring material
	
cost CM	 =	 s	 I t	 F6@2,/)
01200 50 FORMAT	 ('	 Total	 hybrid cost	 =	 S	 ',	 F8,2,/)
01300 50 FORMAT	 (' Tape chi p carrier cost	 differential
0140 0 2CTCC	 s	 1	 ',	 F8,2,/)
01500 70 FORMAT	 C O Total
	 h ybrid cost	 with tape chin`
01600 2carrier
	 =	 s	 ',	 FR,2)
01700 C
01800 80 FORMAT	 (/,5X, P
 HYBRID MICROELECTRONICS MANUFACTURE:
	 ')
01900 90 FORMAT	 (' Add Com putations based on tape chi p carrier
02000 2	 (TCC)	 technolo gy ?	 ,/,5X,	 '	 (YES	 or	 NO):	 I t 	 6)
02100 100 FORMAT
	 (5X,'	 Alternate case:	 Tape Chi p Carrier	 s, /)
02200 110 FORMAT	 (5X,'
	
Alternate case	 selected:	 ',/,5X,
02300 2'	 Effect of	 tape chi p
 carrier	 (TCC)	 technology
02400 3/,5X,*	 on	 hybrid manufacturinh cost.:
	 ',/)
02500 120 FORMAT	 (A5)
02bo0 130 FORMAT
	 ('	 TCC
	
included	 ')
02100 140 FORMAT	 ('	 TCC not	 included	 •)
02800 TYPE 90
0290 0 ACCEPT 120,CASE
03000 IF	 (CASF.,FQ,°YES°)TYPF	 130
03100 IF	 (CASE,F(l,'NO')TYPE
	 140
03200
03300 C I,	 G E N E R A L
	
C 0 S T
	 F A C T O R S
03400 META = +0,4
	 1	 Production volume exponent
03500 GAMMA22,5
	 1	 Production	 facility factor
03600 P1=9	 1	 Non erecurring developmental
	
costs	 :
03700 C developmental-to-manufacturing cost
	
ratio
03800 P2=3	 1	 Non erecurrtrig manufacturing costs:
03900 C nonerecurrin9 to recurring manut,	 cost	 ratio
04000 V=10	 1	 Number of h ybrids produced per year
04100 WR=12
	 1	 Wage	 rater
	
dollars
04200 C
04300 C II,	 5 U R S T R A T E
	 F A B R	 I C	 A T 1	 0 N
04400 C VALUES OF CnNSTANTS AND PARAMETERS
	 t
04500 C (STDH = Standard hours)
04600 C Constants:
04700 COS=30
	 1	 Substrate material,	 dollars
04800 COF..=0,124
	 1	 Circuit	 processing,	 STnH
04900 KT-0,205	 i	 Resistor	 trimmings
	
STDH	 x	 s q ,	 in,
05000 KQC=O,o72
	
1	 Resistor
	 trimmin g ,	 STDH
05100 KPRQC=0,072
	 !	 K'GC,
	
Quality control
	
(GC)	 inspection
05200 C factor ► nonodimensional
05300 C Parameters:
05400 APR = 1	 1	 a',	 Number of	 reworks before resistor trimming►
05500 9PR =0
	 1	 b • ,	 Number of reworks after
	
resistor trimming
05600 AREA =
	 1,3125	 1	 Substrate area,	 square	 inches
05700 NC=45
	 1	 Total number of chips
05600 DELTAC = NC/AREA
	 1	 No @ of chips/square inch
0590 0 NR=30	 1	 Total number of resistors
06000 DELTAR : NR/AREA
	 !	 No, of resistors/sq, 	 in,
^b
06;00 DELTSR=5,4E.4
	 1	 Delta•SR,	 area of resistor hybrid area
06200 TR=5	 1	 Inverse of tolerance
06300 SZ=005
	 1	 Hybrid size	 factor
06400 DELTAP a	 16	 1	 Number of pads on
	 IC
06500 DFPMAX=14	 I	 Deltn•Pmax,	 maximum no,	 of	 Dads	 on	 IC.
06bOO LW=0,75
	
1	 Line width	 factor
06700 CCs,0055*(DELTAC+DFLTAH)+,0071*VEPMAXua1.1
Ob800 C (Hybrid ComGleXit y	factor	 (tedium
	
complexity))
06900 C FAHRICATInN STEPSI
	 -u
07000 CS = COS*SZ	 1	 Suhstrate material 	 cost
07100 CP = COE r CC*L'+)
	1	 Circuit	 Photoetching processing
07200 COC = KQCuCCwSZ	 I	 QC	 inspection cost	 (I)
07300 CPROC = KPROC*CCuSZ
	 1	 QC	 inspection cost	 (II)
07400 Ct) =	 0,024	 1	 Cuttin g substrate	 to	 size
07500 CRT = KT*DELTSR*DELTAR*TR	 I	 Resistor trimming
07600 C Substrate	 fabrication cost#
	
volumewindependentl
07700 CSP =	 (1+APR+RPR)*(CS+(CP+CPROC)*WP)
078n0 2	 +(1+HPR)*(CII+CRT+CQC)*WR
079()0 C Substrate	 fabrication cost C O SP,	 voiume.deaendentt
08(!00 CPKSP = CSP*(P1+P2+1)*CC*GAMMA+V**HETA
0811.0 C
08200 C III,	 A	 S	 S	 F.	 M	 h	 L	 Y	 A	 N	 D	 T	 E	 S	 T	 I	 N	 G	 A`
08300 C VALUES OF CONSTANTS AND PARAMETERS
08400 C Constants)
08500 COPT=0,033
	 I	 Pre w tin,	 STDH
08600 ALPHA a9,5E • 3	 1	 Chi p bondin g ,	 STDH
08700 B a 6 9 6E • 4	 1	 b,	 Wire bonding constant, 	 STDH
09800 0=0,0033	 1	 d,	 Non destructive pull	 test,	 STDH
08900 KQC1=0,086
	 1	 Pre•seal	 OC	 inspection,	 STDH
09000 G=0,95	 1	 g,	 Pre w seal	 electrical	 test#	 STDH
09100 GPRa1,2
	 1	 g 'o	 Pre*[seal	 l'roubleshooting,	 STDH
09200 H=0,025
	 1	 h,	 Pre w seal	 rework,	 STDH
09300 KOC2=0,51	 I	 Pre • seal	 QC	 Ins p ection,	 STDH
09400 L=0,186
	 I	 Pro portional constant,
	 sealing #	STDH
09500 GPR2=1,38	 1	 g " ► 	 Post • seal	 troubleshooting,	 STDH
09600 HPRa0,044	 1	 h°#
	
Rework after sealing# 	 STDH
09700 KQC3=0,02
	 1	 Final OC	 ins pection	 factor,	 STDH
09800 C Parametersl
09900 NTRJ n 4801	 Total no,	 of	 transistor	 Junctions	 of	 ICs
10000 NTRDa13
	 I	 Total number of	 transistors and diodes
10100 NCAP=20	 I	 Total number of capacitors
10200 NCICa12
	
I	 Total	 number	 of	 ICs
10300 N4a640	 I	 Total number of bonds
10400 TYst	 1	 Package	 ty p e	 (Butterfly =	 21	 HAC•PAC	 s	 1)
10500 Q=10000
	 I	 Number of packages per lot
10600 CLPR=1,70	 I	 C O L,	 Avera g e cost of	 a packa ge	 lido	 dollars
10700 N a 30	 I
	 no	 Number of reworks before sealing
10800 NPR s 1
	
I	 n O ,	 Number of reworks after sealing
10900 Mal
	 1 m # Die attachment	 factor
11000 C (1	 ; epoxyl	 2 o molytab)
11100 Fs0,4	 I	 f #	Fraction of other connections	 a
11200 Rat	 I	 r#	 Reliability	 level	 factor
11300 AVNTRJa40	 1	 Average no, of transistor junctions/chips
11400 Gino,t
	
i gi# Fraction of chi p s reworked before sealing
11500 G2co,05
	
I	 g2, fraction of bonds reworked before sealing
11600 GiPRa0,021
	 9 0 1# Fraction of chi p s reworked after sealing
11700 G2PRa0,0041902#
	
Fraction of bonds reworked after sealing
11800 CLRa0,2
	 1	 Rework due to li d substitution# STDH
11900 CTTa01221 Acceptance test,	 STDH
12000 C ASSEMBLY STEPSI
h
Bw2
R
,..,-
	 ..	
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121oU C Preatinning cost:
12200 CPT a SZ*COPT
12300 C Substrate bonding)
12400 CBS a 0,12
12500 C Chip bonding costs
12600 CPC a M*ALPHA*NC
12700 C Wire bonding eostl
12900 CWB	 a Bo((DELTAP*PICIC+2*(NTRD+NCAP))*(1+F))
12900 C Non-destructive p ull test)
13000 CND n D*(R*NWB)
13100 C Visual aC ins pection before sealing)
1320 0 COCI a KGCI*CC*SZ
13300 C Electrical
	
t e stin g be fore sealing=
13400
13500 C
CEPS a N*G*AVNTRJ**0,1*CC
Troubleshooting before sealing:
13600 CTROB a N*GPR*AVNTRJ**0,1*CC
13700 C Reworking betore	 sealing)
13800 CRWR a N*H*(G1*NC+G2*Nwb)
t' 13900 C 2nd visual QC
	 inspection before sealingi
14000 CAC2 a KOC2*CC*SZ
14100 C Sealing cost:
14200 CSL a L*SZ
14300 C Acceptance test	 after	 sealinat
1440 0 CACT = R*CTT
14500 C Troubleshooting after
	 sedlinn:
14600 CTROA = NPR*GPR2*AVNTRJ**O,I*CC
a#
14700 C Reworking after	 sealing:
=1 14800 CRWA s NPR*(HPR*(G1PR*NC+G2PR*NWB)+CI,R)
„ 14900 C Final	 q ualit y control	 inspection:
15000 CUC3 = KOC3*8Z
^. 15100 C Other	 steps:
S 15200 CD a 0,25
15300 C Assembly cost,
	 volume-independent:
15400 CAT a (CPT+CBS+CBC+CWR+CND+CQCI+CEPS+CTROB+CRWB
15500 2	 +CAC2+CSL+CACT+CTRUA+CRWA+C(IC3+CO)*WR
F 15600 C Assembly cost C O AT,	 volume-dependent:
MJ 15700 CPRAT = CAT*(P1+P2+1)*CC*CAMMA*V**BETA
15800 C
15900 C IV,	 RECURRING
	 M A T E	 R	 I	 A I.	 C A S T
16000 CPz23*TY*SZ*E:XP(.7k'-6*O)1
	
Package cost
16100 CCCs0,13*NTRJ+0,80*NTRV
	 i	 Chip cost
16200 2	 +1,6*NCAP
16300 Cl,=NPR*CLPR
	 1	 Package	 lid cost
1640? CM=CP+CCC+Ci,
16500 IF	 (CASE,FQ, 1 NO O )G0 TO 200
166UU C
16700 C V,	 TAPE: CHIP CARRIER COST FACTORS
16800 C Substitutions:
16900 C CEPS	 >>	 (0,7)CEPS
170()0 C CRWA >>	 (0,6)CRWS
17100 C CBC
	
>>
	
(069)C11C
17200 C CWB	 >>	 (015)CWB
17300 C CND	 >>	 (n,3)CND
1741)0 U = 2 1 75E.2	 i	 u, Chip testin g constant,
	
STDH
17500 CTC z U*NCIC	 1 Chi p testin g cost with TCC
17600 US * 9,5E•2
	 1 UB, Cost of bumping one chi p ,	 t
17700 CSP a UB*NCIC
	 1 BumPina costa dollars
17800 C Cost differential of tape chi p carrierl
17900 CTCC
	
R	 (((0,7w1)*CEPS+(0,6x1)*CRWB+(0,9.1)*CBC
16000 2	 +(O,Sw1)*CWB+(0,3p1)*CND+CTC)*WR+CPB)
B-3
^Y
I	 ,
181()0 3	 O(P1+P2+1 )*V*OBETA
18200 C
18300 C VI,	 T 0	 T A	 L	 H	 Y B	 R	 Y	 t+ 	C O S	 T
18400 CH=CTCC +CF'RSP +CPRAT	 TCC
18500 200 COST=CM+C1'RSP+CPRAT
18boo C
18700 TYPE:
	 10 #CC
1881)0 TYPE;	 20PCPRSP
18 9 00 TYPE;	 30 ► CPRAT
19000 TYPE:
	 40 rCM
t9loo TYPE: soeCOST
19200 MIFN	 (UNIT3t21,DFVICE=1)SK,FILK=e
 HYRRID,DAT')
19300 WRITF ( 21r80)
14400 WRITE(21P10)CC
195 110 WRITE ( 21r20)CPRSP
19601) WRITE ( 21r30)CPRAT
19700 WRITE(21r40)CM
19900 WRITE:(21#50)COST
199()0 IF ( CASE , EU,'NO °) Gn TO
	 300
20000 TYPE.	 100
20100 TYPE bO,CTCC
20200 TYPE 7o,CH
20300 WHITF: ( 210110)
20400 WRITF: ( 21pn0)CTC(:
20500 WRITE(2100)CH
2(N boO 300 E:N1)
B-4
.r....w.
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APPENDIX C
HYBRID MICROELECTRONICS - COMPUTER PROGRAM TO
CALCULATE HYBRID COST MATRICES: FOR THE
GENERATION OF COST SURFACES
y1
00 10 C "HYDkIfi AICRUE:LEC TRONICS:	 oatrix Program"
0020(1 C This program.generates a ma t	 o he used	 to plot
00300 C hybrid microelectronics
	 fabrication costs	 as	 i tunction
00400 C of	 two variables (selected 	 fabrication cost	 fictors)
00500 C on	 a 31) surface using the Thermal Process of
	 the
00600 C Analysis subsystem of C4D.
0070(i C (Fortran subroutine	 caller':	 DrIlFif.;	 execut q 	coin„ ana:•
00e)0 C E xL rUTE
	 11 YB"AT-FOR,REL: SUL'/1, 1`1 )
00900 111,PLICLT	 QE AL( 4, L)
01000 1"TFGNR 1FL'!,I,J
01100 DIIENSLnN	 IPPN(3),
	 FNA%.E:(5)
.	 « 01200 DlvwNSIO`I	 COST(-0,5n)
01300 PPAL*R FIUMI
0140(1 DADA uu/2o/
01506 1C FOR'1AT	 (/,5X,'	 PYBRIU	 r• ICRUtLF.C'';<ONIZS	 'A v UFA	 1'U1<F
0160(1 214atrix Generation
	 ')
+ 01701) 2.) -.nt IAT	 ('	 Enter	 outout	 I i le	 nam•^
01600 30 FilRMAT
	
(545 )
0190L 40 FUV4AT	 ('!TEST-)
0200 C' `i0 FlIP 'AT 	 (LC G)
02101, U FIIRIAT
U22OU TYNE	 10
0230u TYPE,	 2l'
02400 ACCFPT 1,,,	 FVAN,
02500 C;Lf	 nCnFTL
	 ( q* ,0 l r.,	 '^n T',	 r lf'^!,1,	 Tf­.Ii.)
0260(, OPE;'f	 (UNIT= IF'LG, 	 ACCESS= 'Sr.ou"T',
	
i1O;)h.=IASCTI',
0270L 1F1LV=FILVAN,	 JTit,F CTUPIi=1PP",	 f^iil'US ,='SAV;.')
Y.
076n6 .!QITE(IFL1T,4ij )
02906 Dr7	 loci	 I=1,50
03000 Un	 104 J=1,,6
OalOG Nf'= i*T
0320U V=J*2
03300 C 1.	 G L	 ,q E,	 k	 A	 L	 C	 u	 S	 T	 r	 C	 T	 U P	 :,
03401, A	 T4	 = -6.4
	 I	 Production	 volume	 <:xponent.
01501! GAMMA=2.5	 I	 Pro('uctiun	 facility' iactor
' 03600 Pl=.)	 I	 von-recurrin,
	 uevPln,.n,ental	 costs
0370(1 C developrental-to-manufacturir,.7 cost
	 r itio
01F0'.^ P1=1	 !	 lon-recurring nanuL ,% cturinq	 costs:
03500 C non- recurring
	 to	 rerurrin7 wanuf.	 cost	 ratio
0400 V w t=1c	 !	 :{aUe	 rate,
	
dollars
04100 C
04200 C IT.	 S	 rr	 a	 S	 T"	 :.	 T	 r, F 	n	 r	 T	 A	 T	 T	 O
04300 C VALITES ON	 CONSTANT6	 Ov.	 NAl',1r,CT=i'S
T ' 04400 C ( ^,Tull = Standard hours)
04500 C constants:
., 0460(1 CnS=30	 1	 Substrate	 material,	 collars
04700 CQE=0.124	 !	 rircuit	 nrocissin...	 STDH
Z , 0460(1 KT=1).?05	 !	 nesi^tor	 trimaiinq,	 S T 0 11 x	 sq.	 in.04900 Kor=6.072
	
I	 resistor	 tri,.:juin q ,	 STUN
v 05000 L(.PRQC=0.u72	 !	 .""QC,	 duality	 contro.!	 (Wr)	 ins.jection
05100 C factor,
	 non-dimensional
0520u C Parameters:
£j 6 05300 APR =1	 !	 a',	 Numher of	 rewnrks before resistor trimming
m 05400 BPR =C	 I	 b', .Numher of	 reworks after resistor	 trimming
05500 ADFA = 1.3125	 I	 Substrate area, square 	 inch's
05600 C `IC=Total
	
number	 of cnirs	 (watrix eleiasnt)
05706 DEiLTAC = MC/ARLA	 !	 Nn.	 of cni t)s/square	 inch,
' 05800 NR=30	 !	 Total nua.her	 of	 resistors
05900 D°LTA° = MR/A nEA	 !	 No.	 of resistors/sq.
	 in.
t..
06000 DELTSR=5.4E-4	 !	 nelta-SP,	 area of resistor nybrid area
^u
^m C -1
tSpM
06100 TR=S	 !	 Inverse of	 tolerance
06200 S7.=0.5	 1	 Itybiid size	 factor
06300 DELTAP = 16	 1	 Number	 of pads on
	
1C
06400 UE:PMAX=.14	 I	 Delta-Pmax,	 maximum no.	 of pads on	 1C
'06500 LW=0.75	 !	 Line width	 factor
06b06 CC=.0055*(DFLTAC+PEL TAR)+.00'11 *nF:PhiAn**1.1
06700 C (Nyhrid complexity factor	 (' t edium complexity])
06800 C FABRICATION STEWS:
05900 CS = COS*SZ	 I	 Substrate
	
material
	
cost
07000 CP = CUE*CC*Lk	 I	 Circuit photoetching proces,ing
07100 CRC	 = K:4C*CC*S2	 I	 Ur	 insp pctinn cost	 (1)
07200 CPRRC = KPRDC*CC*SZ	 I	 WC	 insp e ction cost	 (11)
07300 C!!	 = 0.024	 I	 Cutting	 substrate	 to	 size
07400 rPT	 = KT*D6LTSk*0FLTA2*T.2	 !	 k p si stor	 tr imiiin.,
07500 C Substrate fabrication cost,
	
volurie-In-1enendant:
07bOG CSP	 =	 (1+AP n+RP n )*(CS+(CP+CP	 QC)*4k)
07700 2	 +(1 +dPR) *(CU+CnT +rWr) *w't
07800 C Substrate faoricatiou cost
	 "'SFr volume-dao,°nlent:
07900 CPFSP	 = C5P*Cal+P2+1)*Cr*GA":,A*V**b ?'fA
Od00( C
09 100 C Ill.	 A	 S	 S	 E	 f:	 13	 L	 Y	 A	 N	 U	 T	 r.	 b	 T	 l	 '+	 G
O ta2% C VAL''ES	 nF	 CDNSrANTS	 A%j	 1 • AKA,%: "l'-tF!!!
0930u C Constants:
08400 CtlPT=0.033	 !	 ere-tin,	 S•lnn
0950(, ALP"A	 =o.r1E-3	 I	 Chip	 hondina,	 ;,rDt,
09600 R	 =	 6.6F-4	 I	 b,	 Oro	 1,ondin7	 Constant,	 Fll^h
0870( n=0.0033	 1	 d,	 'Jon-de ,tructivP	 pull	 test.,	 STn,1
0980( Kt,1C1=C.013°	 I	 Pre-seal	 QC	 insnection,	 STu ,
08900 G=0.45	 1	 g,	 nie-Seal
	
electrlrdl	 test,	 ST"
090Ou GP F=1.1	 1	 ,'>	 11re_-:;,ia1	 trouhleshooti n
0 1410L 11=(.L25	 !	 ii,	 Pre-seal	 rework,	 SIDIT
0 13 20! Ko)C?=0.51	 I	 Pre-seal	 9C	 insnection,	 STD t
09300 L=O.lbu	 i	 Pro,urtional	 constant..
	
-ealina,	 b'°u"
09400 GPP2=1 .3t;	 I	 J",	 c'ost-seal	 troublesanoti't g ,	 .; 10i,
09500 [;uR=0.044	 I	 h',	 newor L-	 alter
	 ,eilin7,	 S iD;!
09b00 Ft)r3=0.01	 I	 Final	 !1C	 irt^ps-ction
	
lactor,	 b1*011
09700 C Parameters:
09800 NTRJ=4801	 Total	 no.	 of	 trant;istor	 jtllirtions	 o;	 ICs
09900 NTRn=13	 I	 Total	 number	 of	 ttdnsistors,and	 dio ;es
1000u ::CAP=20	 I	 Total	 number	 of	 ca, -tcitor-
1010L t•lClr=1^	 I	 Total	 num b er	 of	 lr.t
1!1200 !;'•1;1=o40	 !	 Total	 number	 of	 Gonls
10300 TY=1	 I	 PackaCe	 type	 (BUttertly	 =	 2;	 NAC- r)A;:	 =	 1)
10400 0=10000'!	 'lumber
	
of packages	 far lot
10500 CLPR=1.71	 I	 (,'L,	 Averag e 	co^t	 of	 e	 n ac,.age	 lit,	 dollars
lOuJG N =	 10	 !	 n,	 Numlr a r	 of	 rework] jefore sealing
10700 NPP	 = 1	 !	 n'e
	
Number	 of	 reworks a f ter	 sealing
1080t, M=1	 !	 m,	 Die attachment	 factor
10900 C (1	 = epoxy;	 2 =	 molytab)
11000• F=0.4	 I	 f,	 Fraction of	 other connections
11100 R=1	 !	 r,	 Reliability	 level	 Factor
11201, AVNTRJ=40	 I	 Average no.	 of	 rransistot	 junctions/chips
11300 G1=0.1	 I	 gl, Fraction of chi p s .reworkedbefore sealing
11400 G2=0.05
	 !	 g2,	 Fraction of bonds reworked before sealing
11500 G1PR=0.02!
	 g'1,	 Fraction	 of	 chins reworked	 after Sealing
11600 G2P4=0.0u41g'2, Fraction of bonds reworked after seating
11700 CLR =0.2
	
I Rework due to lid substitution,
	
bMl
11800 CTT=0.2.71	 Acceptance	 test,	 STD!!
11900 C ASSRMBLY STEPS:
12000 C Pre-tinning cost:
C-2
^n ., .	 , -	 -	 r _ 
	
.:.	 a	 •a'^i^asd,.k'+ruSV,atw•dN'7.^:ik++s! •..•. .-....•...
12101, rPT = SZ*COPT
a	
1220v C :substrate bonding:
12306 CoS = 0.12
1240L r Chip hording cost:
12500 C9r.	 _	 ;4*J,LPyA*rdC
1260u C wire bonding co-.t:
12704 r'•'!I	 =	 ii*((GELTAI'*"CT(,+2*(k'1"^u+VCA"))*(i+r ))
12bot. C Ion—destructive
	 T,rtll	 test:
12^J^ C`JD
	
=	 LI*(r*`JWF')
1360( C Visual
	 QC inspection hefore
	 sealing!
1310( Carl	 =	 (w'71*C7*SZ
132)1, C :aectrical	 testinr before sealing:
1330( C^:tJS	 =	 y*;*AV"TPJ**0.1*CC
13401, C Troublesnooting
	 riefore	 se-ilinh:
11^^1 C"I"03 _
	 .PIIGP,(*AV,vT»'J**O.I*Cr
13c J^• ^; taworkiny
	 u^fore
	
se'12ine:
1370`, r'h'n`i	 =	 'J*4* (^] *"'C+v2 *,':;°':i )
Ilent: C 2nd	 visual	 4l:	 ir,snection
	 I e f ore seall.tg:139U ("),7 _ KuC2*Cr*S7
14L3 C jeal in,	 cost:
1^1Gt r'ciL	 =	 L*S7
112Q^ ,cc?;,tancp	 test	 attar	 bii1.in.y:
1440 ." C lroublestlootin;
	 a f ter -:elfin,:
14^ n ^ (•'^,(I ► a	 =	 ,;,.: *Vf'Ei"'*a'v`1]';i..* *n.l *rC
^awoOing	 after
	 sealing:
117J1 CL. 1,	 =	 : r ef "(tti' F*(R1PE *,.r+r2,'k*';+.d)+CL.P)
1 4 f0l C r'inal	 ,ualitj	 r,on f r-)l	 lnsnertion:
144r' . 1;'1,;Z	 =	 V 4( ,3 *$ 7•
15GOc. C Itner
	 Stem.;:
1^1C .2'i
152'Ir. cost,	 Vol a;rle-Lnde. ri0ent:
153„I ^' ^	 _	 (C•^ T +CHS+CE,C +C,:c, +Ci,^+t:uCl+C^Pc+C 1'"U u +r, b.,n
15-+6( 2	 +;,,1r1+ CSL+1;Ai;m+C;''^UR+,-:<•,,^, +C')('?+rl'I)*''I,-i
15!,0 cost
	 C*4T,
	
volume-•ienendimt:
15bJu i:'' 4 .T	 =	 !;', L* (P1 +i 7. +1)*CC*Gn"r!^*'^** t:^ 1'A
157JL
1 = 130 1 r' R	 T	 11 	 G	 a	 T	 ?	 T	 A	 L	 1	 S	 m
1 ri90(. Crl= ') 3 *iV*S/*F:r(F'(-7:?—b* 1)!
	 Pick.ioe	 cost1603, CCC=v.13*"ifnJ+L.bC*`:TnP
	 !	 C`.11•	 ro,t1610L +1.^ *•'CArjr, 2^ Ci•='1i'^ *rL. ,"k	 !	 Packa ge	 lid	 cost
lb30 1 C`• =CP+CCC+CT•
1640 C, iv0 r.'IST(J,1)=C^'+rt'^{SE'+r•E'^t,"
1 fiiUL C
16o0L' ,rnI TE( 1-L III, 511) cnST
1670V '-nITL(L7L'",60)
16 L, r " n
a
s
;qIG AN
d°pL
C-3
3APPENDIX D
PRINTED WIRING BOARD (PWB) - COMPUTER PROGRAM
TO CALCULATE SINGLE VALUED PWB COSTS
00100 C "PWR MANUFACTURING: Cost Morseling Program"
00200 REAP. K,N1,N2,N3,N1
00300 DIMENSION 1PPN(3),FORM(2)
00400 DnUBLE PRECISION FILNAM
00500 EQUIVALENCE (CASE,FnRM(1))
00b00 DATA FUnM(2)/0/
00700 DATA IFLU/20/
00800 C This program computes the follo g iny values
00900 C and outputs them at the terminal ani into
(	 01000 C the	 data file	 'special -cas.e -naide.nA'r"
1	 01100 C (FORTRAN Subroutine called:
	
Drior• IL;	 execute
01200 C command	 EXECUTE	 PW8MAy. F OR, !)e:(:9'1°/r lq):
01300 10 FnR14AT (/,' PF8
	 fabrication
	
cost C "mPAI	 = $	 ',Ft).2)
01400 20 FORMAT (' PWn assembly cost C" "A	 = $	 ', F h. 2,1)
01500 30 FnRMAT	 (' decurring material	 fabrication cost,	 CN,^i 
OLbOu 2	 '	 = $	 ',	 F7.2)
01700 •10 FOR'!'AT	 (• Recurring material 	 :issemul y costs	 C •skA
01602 2	 = $	 ',	 F7.2*/)
01930 `i0 FnPuAT(' "abrication complexity [actor
	 CCFA rl	 =
t	 02000 uO h nPMAT (' Assembly comt•1 esi ty 	 f ictor	 CCA
02100 70 FORMAT	 ('	 TIITAL
	 !'ANUFACTURI` r G	 r'05 7 	 r'F''3 u 	 =	 5	 ',	 r'0.^,/)
07200 C
02300 100 Fnli"AT	 (/,'	 P nI NIT r D
	
Nlf'I:^G	 r,Uifin	 "AILyFAC'rv!br:
02400 200 FORMAT
	 (' elease select	 either
	 of	 the	 follower.;
02501 2	 'ds
	
a special	 rase 
	 (C'irrier)
02600 3	 5X,'	 MIT	 (nigitrl1)
02700 4	 '	 if	 neither	 type	 ,mNL:	 ',	 c)
i	 02POO 210 Fn4l'.AT	 (Ar-)
02900 220 FnaMAT
	
(5X,'	 Special
	
case sel^icta •':	 ',Ai	 )
03030 130 FnP"AT
	
(5X,'	 nutvut
	 fi 1 p	 naive:	 '/110)
03100 240 FOPIIAT
	
(bX,'	 (M0..1	 = CarriNr;	 ' 1 111 T 	= Iligitdi)
	 ")
01200 Tv!"'	 100
03330 rvpP 200
0340C ACCEPT 210, CASE.
03500 TYP	 220,%s6
Olonu CALL.	 f, CnFIL	 (rAs6,'nAT',FIL11At-,IP11:4)
0370(, rYP?	 230,F'iT.:1AIt
03b0u C
0 3 900 C I-	 G	 c:	 N e.	 R	 A	 L	 C	 U	 S	 I	 E	 .y	 C	 T	 S
j	 04000 K	 =	 0.35	 !	 Slone
0413( PNI	 = 22.4	 !	 F3cility
	 zize	 factor	 (inter:ert)0420 0 PP.1	 = (• .2	 !	 eraction of	 non-recurrin,
	 a;sem^iy
0430(, C enyineeciny costs
04431 , D42	 =	 U.S5	 I	 Fraction	 of	 non-[re curring	 a.itari.i?:,
0 450 0 C asseuihly costs
C160L PF1	 = 0.2	 !	 Fraction of
	 non-rPcrlrring
04700 C engineering costs
04630 ^F2
	 = 0.25
	
I	 Fraction of non-recurrin•,
04901- C materials costs
4;5000 V = bO	 !	 Yearl y p roduction volume
05100 SF	 = 0.5	 1	 SizP	 factor,,
	
area
O:i20u C
O530(: C 1I. F A u RI C A T 1 0 IN
05400 -C FA8PICATIfIN CnST ':ACTORS:
0550u Ci.EAN = 0.5	 I	 Cleaning	 factor,
	
DWH
05600 CMF = 1	 ! Complexity of masking operation
05700 CPD = 0.015	 1 Post-bake cost
05600 Hn = 25	 1 hole density
05900 HDS = 3	 ! Number of different hole sizes
06000 HN = POO	 I	 Number of holes
D-1
^14
.1
	 R
*a u
HS = 32	 1 Hole size
LS = 10	 1 Line spacing
L W = 12	 1	 Line width
NI = 10	 I	 Number	 of	 inspections
IF	 (CASE.EQ.'rARRI')G0 TO 250
VL = 6	 1	 Number	 of	 layers,
cn TO 260
250 A	 = 0.37 1	 CAb^1'R
	 coefficient
NL = 6*A
260 NPEN =	 3	 !	 Number	 of	 retouch!ngs,	 coup-r
'J 11(!PL =	 1	 1	 NUNher	 of	 replatinys
NRPNk = 5	 1	 humher	 of	 photorasist retou„nin3.;
N T = 50	 !	 Numhcr	 of	 torminats
^':	 = 4U	 I	 Pao si zP
NSF	 = 1	 !	 Press cycle
	 tactor
1 111 3A = 30
	
1	 1114 u 	 area,	 square	 inches
q NF 7 0.5	 1	 Hole
	 qual ity 	 i ictoi
	 ^>+
WE'(.r =	 0.5	 1	 Platin,,	 lual it y	factor
TAIIF =	 1	 I	 Adne!iiVe	 tYnP
TrC = 1	 1	 Cu[ilt g	cYC
I'CIIF =	 1.7, F'-1	 I	 Copper	 thickness
	 f actor,	 Sf ,n/ounce
1"!SF =	 1	 !	 TyJ•P	 of	 7aat	 sink
r 1 ; r' =	 1	 !	 Ty te	 of	 nlrkin;
r^' c 	= 1	 !	 Jy,e
	 of	 ,a.lt	 rial
T':	 _ (.("a	 !	 :)rill ing
	
tolerance
T y x = 0.:i	 1	 Tyt) a 	of	 photoro-,i,:t
.CU = I	 vPight
	 oL	 col`n(!r,	 ounces
A	 =	 0.23 1	 drilling
	 toleranco	 (I':, )	 exe)ner,t
AL1 11 1A =	 1	 !	 C(:F 113	 expnrtPnt
B I`TA =	 1	 !	 CCF AF
	
exponPr,.t
GA M I A•I =	 1	 l	 CCt' An	 ex.. ollent
u' .:LTA =	 1	 !	 C('FAu	 e xp nnPrt
C('F'A++= (''.IE-3*,1',+L`.57"'(1./L-+1./L;) 	 ication
2 +0*(1/PS)**u°T.1+1*(i/!iS)**;A',!a
	 !	 „oa„jlextty
3 +0.0125*'(L**U''LTA
	 t	 :aztnr
C FIDPICATMN STF.^S:
CCLF =	 0.0133*;41	 1	 I'ot	 soak	 cloanin,
CPO	 = .lu*1'VR*SF*"L	 !	 Chotorrint
r '•:Tr =	 C('F'AH*C.A6*NL*T(: 1 JF*-''r J	 !	 Lt.ching
C'-'R	 = PhotorPsist	 ,,tri,ppin;)
C'. !!.q =	 4.7.E-3*Ht
	
i	 t.hanol	 treatalent
CLA`1 L-i,nir+ation	 in,:
C1) -, (3.4!:-q*!'N+0.in'tIUS)*'l":"*A *W11h
	!	 iJrillinrt
nCF'1 =	 0.3o2*'TM°*t74F*TCr 	 !	 k n atoval	 of	 1poxy stn+1ar
C''LS = ( 0.25lr - 3 *IIS +0.008* N U)*/'L:.;.1!	 F l ectroless	 ..Latin;
CF':.	 = 0.0111*CCFAn *11j 	! 	 r lactroplati r,cJ
C 1 1	 = 0.006*TMAR
	 !	 *.iarkin,
Ci'A 1' = 4.86-3*NT*CCFAP	 I	 Installation	 of	 harawarP
CSR F = 0.226*0t'LF	 !	 Solder	 reflouing
('PLC = O. o *SF*CrFAD*C"F	 !	 Ni	 and Au plating
C'iS	 = 0.15*TtISF*TAdF	 !	 Bond heat	 sink
CIASPF = 8.8E-3*CCFA1^*SF * w11 	 I	 Inspection
C.cTF = 1.2*CCF'AH*SF	 !	 Electrical	 testing
C ^R'JF: keuorking
	
after	 fabrication
CI•:+JF =	 0.055*riRc:1C+0.166*`JRNP1+,).0333*NPF'i!b
C
C M. A S S t M H L Y
C •	 ASSFM t1LY COST FACTOPS
AVCCC = 0.5
	 1	 Average component	 complexity factor
6F = 1	 !	 Bending	 factor
06100
06200
0530v
06400
06500
06600
06700
0680U
0690(.
07000
0710v
07206
073(1C.
074UO
0750C
0760 t;
U77Jt;
0780(:
0790
OROOL
041Jt.
Op20t
OR3Ov
09.130
0850U
0A60 C.
08131,
09800
ORtjOL
0o00L.
09100
UQ20u
0o3nr.
09430
O1t5CL
0') 60 0
0970v
09t+o(I
Ooc0(
1000;,,
13100
10[t)(`
1030L
1 1)40 t,
1050;
1060C
10700
10bJO
10906
11(ou
111')0
112JU
11300
11400
11531)
1160('
>	 11700
I	 11800
1190U
12000
D-2
f
r
,
*sacra.-n:;.:	 _ . _	
_	
....•
.^..	 tom.._ _E..,_.. ........_.
ilk
(e
12100 CA1 = 0.056	 1 Assembly complexity factor constant
12200 CA2 = 0.009	 1 Assembly complexity factor constant
12300 C DAX = NAX/PWbA,	 Axial component density
12404, ULAV = 26	 1 Average lead density per component
1250u C DOT = NnTR/PWRA,	 Other component density
12600 V = 1 I	 Number of
	 rework's
12704 N1	 = 0.1
	 1 Fraction of hybrids reworked
1780U :12	 = 0.02	 I, Fraction of
	 other components reworked
1290( 113	 = 0.01	 1 Fraction of
	
solder ,joints
13u0u 44 = 2	 1	 Numher of sides
1110( . NAX = 80	 I	 Number	 of axial components
1320u „C,	 = 94	 1	 Number of components
13300 `e	 = 94	 1 Number	 of fiat paCKs
_	
11406 "JtjY	 = 10	 I	 Number of hybrids
1350(1 i ,I	 = !i	 I	 Number	 of	 inspections
1360 1 1 NUTH = 14	 ! Number of other components
13704 NSJ = pr o 	 I	 Number of solder joints
13100 111T!2	 = 4	 !	 Number	 of	 transistors
1390u 1 I	 Component	 type (1 = axial;	 C=other)
14(C( RFURA = ,G
	 ! mate of forming o f 	axial componentsthr
1410: Rv9PFP =	 1200
	 !	 Rate of
	 forming of	 flat packs per hour
1420 1, k''Urt! = 12C	 1	 bate of	 forming of hybrids Per hour{ 14301 = 2(	 1 Rate of forming o f
	transistors/hour
lI 144% !SIN	 = 60	 I	 Pat p of
	 insertion of axial	 comps./hr
14501. 1IMP = 12:} l	 I	 Fate	 of insertion
	
of	 flat V,cks
	 L er	 hr
140(11- Hill	 = 120	 1	 Rate of insertion of hyhrijs per hour
14701; i^[T	 = 20	 1	 Mate of insertion of transistors/hour
1400U R[.m	 = 500	 1	 bate of	 loaning p?r	 hour
149)ti RLT C	 1	 Rate of leak	 test
15600 P,Tilr = 51r	 I	 hate	 of	 tinning per
	
hour
15100 PVC = lot ,
	!	 Pate	 of vapor	 cleaning per	 hour
13[)0 V = 1 I	 Exponent of
	 kVCCC
1530t, 34A	 = ?1Ax/PWHA
15400 WIT = NOT1'1P4gA
15b0U CCA = CA1*(nAX+nCT)+CA2*DIAV**1.11 	 Complexity	 factor
15600 C ASSEPWL Y STETS :
15701, CLF _ :iA*('.('75*(NAX / kF[IRA + ,NTR/eFOr)T +!1!IY/RFUR}I)*aF
15800 C Le ad forming
1590U IF(CASE . EQ*'DIGIT' ) CLF =	 (NF' P/bFUrFP)*tiF
15(00 CTIN = N„*(-.05 x11JC/RTIR
	
I	 Tinning
16101, CVC = bA*C-.055* 0JC/RVC	 I	 Vapor cleaning
16200 CI.T
	 = NA* r'*0.065*NC/Rf T
	
I	 Leak	 tent
16300 CLM = NA*0.3*UC/RLat
	 I Load magazines
1640(1 CCI	 = NA*0.15*(NAX/RIA+%ITR/P1T+NiiY/DlH)*BF
16500 C Component	 insertion on P,49 Panel
1606 IF(CASt.6U.-DIGIT')CCI
	 =	 (NFP1RIF11)*8F
16700 rRS = 0.0
	 1 Aleflow soldering
16800 CETA = . 0.98*AVCCC**V*CCA!
	
Electrical
	 testing
16500 CTF011 = 2.2*AVCCC**Y*CCAI
	 Troubleshooting
17001 C CRWA: Reworking after assembly
17100 CPW4 = N *(0.1"5 * Nl *NHV+0.054*h'2*NOTN+0.011*N3*NSJ)
17200 CCT = 0.15*SF
	 I Conformal coating
17306 CINSPA = N1*0.086*CCA*SF
	 I Inspection
17400 C
17500 C IV. T n T A
	 T.	 V A N tr F	 4 C T R v F,
17600 OR = 20	 1 wage rate,	 $/hour
17700 C rWe Recurring material fabrication costs:
17800 F = 1 1 Materials factor, fabrication
17900	 . C (1 = epoxy; 1.8 = polyimide)
JR600 CMM = 2*F*NL*SF	 (Material
D-3
18100
1320U
19300
19400
185JQ
18o0O
197 U
19 t, J'.)
1-39at
1TTl•iit,
l a l'! i
1 )2J(•
1)30(.
1)401,
1')50(
1)60
1^7^1
19YU,
20L.0
2'1 1 1 1.
2020(
233 11'
204G^.
2150.
2 9 10 1)
1 7,91
20F1;:.
2n`11r
21G^^
2111;1
2129'.
2 1 3 -) :'
2140(,
215'0(.
216 0 .
217 Jt'
21ou•,
2190•,
2?Un(,
2213 (.
2220!:
223Jk
21401.
22S)k
22t)0u
227CL
2 ')bc)t
22^3U
23000
2310t
2920(,
2330L
C'!P = O.sb*F*VL*SF
	
lPrep rea
Cr;l = C.0	 IChPmi cal s
CAU = 2.5
	 lGold bath
C4?F = C44 + r•MP + CO + C. Al!
C	 C'!PA, Recurring material assembly costs:
C	 Components cost factor:
CCU'dF'=U.`i' *`IAx+^.S*':T!?+d i^* "itY ! ^omponents
0 = U.57
	
! Coiapon p nts coafficipnt
Lr (ChSr..,•.W.'D1G 1'1" )CCO;ir'=1^*?IFt'
IF( r AS ..,,d.'CAn;?1' )CC[1F'P=E?*15*^?t'
C90 = 20	 ! 'liteLial constant
C`iPA = CCnt!F + CUO
C	 C+,'4„ Fa l-rication cost, volu•"e-inaieendentt
I'i'F !It =(CCLchCE'I!+C-'TC+rhr? +r.," A+CLA"
+r '10 4+C rF , i+rLP.S+( n i+C' +Ci; AS+CS hF
d	 +r,'LC+C!tS+C1;iSrr+rc:Tr'+C''«r)*N n
r '-:FAP, cabricatlon Cost, volume - '!enender,t:
TO 30,j
,'u 1= .i r'= C lpan *(F^1+P" 2 +1) *CCcA•,*''.l I *tic**(-K)
C	 „;:;e:nLly costs.
C"A, volli-e-indpopn4ent:
C 17, =(C' +C T L"+CSC+C LT+; i."+CCI+ri,`,+C cTA+C' bn'i+
)'1	 T 1i sly
	 •
^;	 ^^^acial case "t;^rri^l":
+^u	 =1.7
C 1H=((c(..•+CTl"+Cjr+rL1'+(7L"+r,CI+!;?i+rcTA+C7PiIu
+C" " I +rCT+r 1'I ; ^;(>* ( 1+u 1-WL; +CT IPi+rLq,
+1, Vol ur(a-ierenapnt:
S1%	 r^'i' f. = C%A*(PA 1+E't.. 2 +1)*1,1!1 *V **(-`•:)*crA
r	 Cry	 ,, r111'Ai. ,•IA :^Ir AC"J:?1 1 'G MIST
r
'r i P I ., l u, C t' 1•!t•' h u
21,, ('PPt?A
VP^ If'1, 1-,Ioc
rv^ P^ 4Q, c'. CI„
rJ ' r. •i7, CCE'„!:
1 , 11 P-7 -7n, rNWu
J^..1 ( 1 MIT=TF TU, ACC` L;S='I;u*U r UT , . ; n L) ='AS(:II
2	 VICP-'USn'.FILc=cIL'I ,Q
I% (TFLU,1(•U)
0 1TE. (I410,2'10)C4.Sp
n iT'r, (IFr1),24U)
..'' 1 T	 (IrLU,Ii)CP'.tp••A,,
d7ITu (1r'LU,2C )rk'?)n,A
"IT T: (IFC,U,3A r M P F
a' Q IT:; (IF1.11,4(i)CMPA
^RITt •. (Ii i; U,5'v)C CFA 3
VRITr, (IF'-U,6 C C A
0ITU (Irf'u,7(1)CPidu
C'El)
a"
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APPENDIX E
PRINTED WIRING BOARD (PWB) - COMPUTER PROGRAM
TO CALCULATE PWB COST MATRICES FOR THE
GENERATION OF COST SURFACES
00100 C 14PWR MANUFACT !tRR: Matrix Program"
00200 C This program generates a matrix for use in plotting
00300 C PwB manufacturing costs as a function of do variables
0040(- C (selected cost factotst) on a 30 surface using the
0050(. C Thermal e)rocess of the Analysis subsystem of "AD.
00600 C (FORTRAN subroutine called: UCUFIL;
	 execute command:
00700 C EXECUTE Pw1JMAT.FOR,4EL:SU4/1.1R)
0080(• I4PTICIT 0EAL(K,L,N)
00901 I-JTEGFR	 1FLU,r,J
01onG r)l4rj1S1ON
	
IPPN(i),	 FNANF(5)
0110(1 gjvEtJSIO:j CPWP(50,°•C )
0120u Rk AL*6	 FILNA14
01301 DATA	 IFLU/20/
0140u In Ff1P'dAT (' PWd MAN11FACTU nk:	 "atrix Generation
	 ')
f	 01500 20 Ff)N`'AT	 ('	 Enter
	 output	 file	 nai,ie	 ',	 $)
O1b0u 30 rLJR;!AT	 (5A5)
01706 4O Ff1P'W	 ("TEST-)
01bOC SJ F1RPfAT	 (50G)
01901. 60 FORMAT ('*•)
02001 TYPE 10
01100 TvPL'	 ")0
U220u ACr_FPT 3^,F`JA4E
0230(; CALL	 nCnF'IL
	 (FNAME,'f)AT',FIC.iJA,^i,IP 	 ")
02404 IIPFIJ	 (UNIT=IFLU,	 ACf LSS='SL-4UUT',
	 Mr1ur='ASCI1',
02500 1	 v1(,E=FILvAM,	 U)1%FCT0''Y=1 rP 11,	 LfSD0S4='1;AVF')
02u0u nI Tr, (IF L fr,40 )
0270(1 DO	 140
	 I=10,50
02Anu DO 106 J=1,50
02901 -i ►	 =	 0.5*1
03000 y = J*t
03101 C
03200 C 1.	 G E	 'i	 E	 R A	 L	 C O S	 'I	 F A	 C	 T U R	 S
0330u K	 =	 0.35	 1	 S) or,
0340(1 PEii
	 =	 22.4	 !	 Facility	 size	 l:actor	 (inter,:a-)t)
0350(1 PA1
	 = 4.>	 1	 Fraction of non-recurring 	 a-sumh1j
03GOu C engineering costs
03700 e'ht	 = C.35
	
1	 rraction of
	 non-recurrin,	 materialb
03f0C fassemhly cost-
0 19 0 Q pr  = U.2	 ! Fraction of non-rn.currinl
04001• C en linwerin.l	 costs
0410L PF2
	 = 0.25
	
1	 Fraction of
	 nnn-recurrin,
04200 C materials	 costs
U430u C V	 =	 matrix
	 element,	 yearly ; , roduction vo.lu.ue(	 0440C SF	 = C. K 	I	 Size	 factor,	 area .
Il	04500 C
OW C 1l.	 F'	 A13
	
PIC
	
A	 i	 1	 0	 N
04700 C FAbPICATION COST FkCTONS:
04FOL r.L+:4N = G.5
	 I	 Cleaning	 `actor,
	
PbR
04900 C'4F = -1
	 1	 Complexity of masking operation
05001' CPH	 = 0.015
	 1 Post-bake cost
05100 Hn = 25	 1 Hole density
05200 ;fnS	 =	 3	 1	 Number	 of	 different hole sizes:
05300 H'I	 = 800
	
1	 ;Number
	 of	 nolQs
05406 HS = 32	 1	 Hole size
05504• LS =	 10	 I Line spacinq
0560U LW = 12
	 I	 Line width
05700 NI	 = 10	 1 Number of inspections
05800 C NL = matrix element, Number of layers
05900 NRETC = 3	 1	 Number	 of retouchings, copper
06000 NPHPL = 1	 1	 Number of revlatings
E-1
r
L'.7- sR
i
w06100
06200
06300
0640t,
06500
ObbuG
0670u
0680C
06900
0700L
0710(;
07200
07300
07400
07;)OC
07u0i.
07701,
07.311"
07 50 U
V L,0L
091A.
09:.3
0-33)C
OQ4n^
09c-I'.
Cd71i
OAFS?L
UQ^O^
01)
O4;Ou
U^^^^:
0^f•0'
037J^
G7ti0u
Oou0L
l0C.1)
1JIJ^:
1^^Ju
1030
1040,.
10501,
10EOG
1n70u
10 L) J (.
10 90 0
11u0U
L110u
11Z-0U
1130(,
11400
11500
1160u
11700
11b0u
11906
12'000
NRPHR = 5	 ! Number of photoresist retouchinss
NT = 50	 !	 Number	 of	 terminals
PS = 4G	 !	 Pad size
PSF = 1	 l Press cycle factor
PYBA = 10	 !	 Pab area, square inches
01{F	 = 0.5
	 l	 Hole quality
	 factor
WPLF = 0.5	 1	 Plating quality
	
factor
TAV r = 1	 !	 Adhesive	 type
TCC = 1	 !	 Curing cycle
TCOF = 1.75F.-2	 !	 Copper
	 thickness	 factor,	 STJN/ounce
T"SF =	 1	 !Type of heat sink
T'!AP =	 1	 !	 TYP f'	 of	 mincing
r-W	 = 1	 !	 Ty;,e	 ni	 material'
T4	 = C.C5	 !	 Drilling	 tolerance
r" n 	= 0.,	 !	 fyp p 	of	 photores-ist
wC f l	 = 2	 !	 ,► q i?ht	 of	 coy per,	 ounces
t	 =	 L.23 !	 urilling	 tolerance
	
('rR)	 exponent
A	 "' + A =	 1	 !	 Cr FAv exponent
= "7'1 =	 1	 !	 CCI • Ii.	 exL,nnent
GA ."I. =	 1	 !	 Cr. FA t	 exLonell
P - L'A =	 1	 !	 (; 1'F! `s	 exr,oaent
C:.*FAd=( 2.11-3*Gn+u.a%*(1•/L,'+1.IL5))**Af.1'[1A1	 Fabrication
+n*(1/Pbl**;,F.i'A+a*(1/4,;)*'':;.1`!!!A
	 I	 .:omplexity
+r,n125*M,**,,;,ETA	 !	 •actor
^ n LC;.TIM\, S"-,r%S:
C".l`' =	 J.J133";. r 	! 	 Hnt	 soak	 cl,.aning
Cc^	
_ .lr,*1'YK*S;'"'fL	 !	 Photoprint
r '. 1'r =	 r'i'^';.tt*( .PF*rvL*TC!1F' *.v r U
	!	 Etching
_ Photoresist	 stripping,
r'-' IA = 4.111.-3* N
	 !	 L'hanol	 treatwent
CLA II =	 !	 Lamination	 .g nu	 hake
('0r: !	 :Jriiling
:',^.'+ = u.,o?.*TMG'*fJlif*TCC	 !	 R Q moval	 of	 !poxy	 smear
C LS= (u.^:,E- 3 *IiS+0.009*FAD)*''L^h'a!
	 dlertroless
	 ilating
r rL	 = u.tlll * r CFA'.! *"s	 !	 Electronlatiny
C`+	 = G."; n *TMAR	 !	 Marking
C;i.a r = 4.i,L-3*'+T*CCF A' 1
	! 	 Installation	 of	 hardware
CS" r' = 0.22o*9FLF
	 !	 Solder
	 reflowing
C"Lr = O, 0 *SF*CCF0.P *r"r
	 	 Ni	 anci	 Au	 plating
;:"S	 = 3.15*THSF*M1 L'	 !	 bond Seat sink
("I..SFF = 5.8E-3*CCFAb*5^7 *N1	 !	 Inspection
Cc r:' = 1 .2*CCFAM*SF
	 !	 F.1 ectrical	 testing
C	 C'?14F; x p4orkir.g	 after
	 fabrication
C ".:'.' =	 0.)55* N lP c'T	 +O.lu6*"Jk,fPr+0.',)333*NrPF'6
C
C	 lrl. A 5 S a M 3 L Y
C ASSFi4tALY COST FACTUPS
AVCCC = 6.5	 !	 Average component	 complexity factor
uF	 = 1	 !	 dending
	
factor
CA1
	 = O.OF6	 l	 Assembly complexity	 factor constant
CA2 = 0.009	 !	 Assembly complexity factor	 constant
C	 DAX = NAX/PWbh,
	 axial component density
JLA3/ = 26	 !	 Average lead density per component
C	 DnT = Nf1TH/ PWBA,	 Other	 component density
N = 1 !	 Number of	 rewortis
N1 = 0.1	 ! Fraction of hybrids reworked
N 1 = 0.02
	
l	 Fraction of other
	 components reworked
43	 = 0.01	 l Fraction of solder joints
4A = 2	 1	 Number of sides
NAX = 80	 ! Number of axial components
E-2
1210U
12200
12300
12400
12500
12600
17700
12b0U
12906
1'100 L
13106
13201,
1330u
13400
13506
1360L
1170v
13800
1390L
1400(,
1410u
14201.
143011
14400
14500
1460E
1470
14600
1490E
1500(.
15100
152Jk,
1530E
15400
15531
15000
15700
1,u0C•
1s901^
10;00
1610 ti
1620E
1630 k,
10;400
16`)00
16001
1670E
16800
1690u
1760E
1710(
171 00
17300
1740(,
17500
17600
17700
17000
17900
1P000
NC = 94	 !	 Number of components
NF'P	 = 94	 1	 Number	 of	 flat packs
NHY = 1 6	!	 Number of hybrids
NI = 5	 !	 Number	 of	 inspections
NOT 11 =	 14	 1	 °lu nib er	 of	 other components
1 ISJ
	 = 1800
	
!	 Numher	 of	 softer
	 points
NTI!	 = 4	 1	 Ilumuer	 of	 transistors
b = 1 !	 Component	 type.	 (1=axial;
	
J=other)
R FOR A =	 6(,'	 1	 ;fate	 of	 forminj	 o f	 axial	 componen +s /hr
rP. FO n F n =	 1200	 !	 state of	 forming of	 flat	 packs per	 hour
RFO r It =	 120	 I	 hat p 	of
	
tormin;
	 of	 hybrids	 ,,er hour
RFO P T = 20	 1	 Pate of	 fnrminj	 of	 trans istors/h'our
R[A	 = 60	 1	 irate of	 insertion	 o f axial	 comp../hr
PUP =	 12J0	 1	 Fat?	 of	 insertion	 of	 tlat	 ,• tcks	 .,sr	 Lr
VIII	 = 120	 !	 Date of
	
insertion
	 of hyhrio- per	 hour
ilIT	 = 20	 ! date of
	
insertion
	
o f transi : tor W our
R1.M	 = 50u	 !	 kat p of	 lodding	 per	 hour
41.T	 = '50	 !	 Rate	 of
	 1 Pak
	
test
AT 14 =	 SO	 !	 date	 of	 tinrin,l
	
per	 liour
a VC = 100	 !	 kate	 of	 Vri ,int	 cle-inlneI	 -;1:r	 .;our
Y = 1 I	 Lxoonont	 of	 ,,'Crc
DAA	 = 'IA.{/PwtsA
MIT = ,inT11/PWiiA
CCA = CA1*(DAY+ n UT)+CA1*D1jAV**.1.1!
	
!'omplexity
	 factor
C ASSvMR LY	 ST LY S :
CLF = dA*u.075*(NAA11I- O r"A+&'	 /PPLJ 0 '1 4-	 FLP^10*or'
C Lead	 forminrl
CTI`! =	 NA *G.U5*! 1 C/RT 1"	 i	 Tinni-ij
CVC	 = ,J k Q.0S5*'IC/RVC
	 I	 J ar nr cleaning
CLT = NA* 1+.*0.06g— r/,;LT 	!	 Leak	 test
CLM = Lnal,	 la7azines
CC1	 = `IA*0.15*(`;AX/rIA +N`l°/'1Tt•I;;Y /^1N) *iii
C	 (CCI = Cononent	 insertion on P'B Panel)
C n S = 0.03	 1	 knLlo4	 coldPring
C^rA = 0.8b*AVCCC**Y*CC!!	 LlectriCdl	 testin•7
C`d(13 =	 2.2*AVCCC**i*CCA! 	 'Troubleshooting
C	 r PWA: Reworking
	 after	 assemhl/
CPXA =	 "I*(0.175*Ni *N1iY +0.050*"'; *.n'i:I+u.011*` 3*;WSJ)
CCT = 0.15*SF	 !	 Confon,tal	 coating
VINSPA =	 1`1L*G.OA8*CrA*SF	 !	 lnsnection
C
C	 IV. T	 rl	 T	 A	 I	 +;	 A	 ^1	 to	 F	 !,C	 T it	 v	 r.
*P = 20	 1	 ea-,e	 rate,	 Viuur
C	 CMAF, recurring	 material.	 fa b rication	 costs:
F =
	 1 !	 MatPCials	 Lactor,	 Labrir:ation
C (1	 =	 ej'oxy;
	
l.b	 =	 .,o1yi.mi1e)
C-1+;i	 = 2*E'*NL*SF	 !+'ateriaL
C4P = 0.36*F* 1`IL*S T? 	 !Prnpren
CCII	 = 0.0	 1Cheulicals
CAT'	 = 2.5	 !rol a	 Lath
C 14 PF = C,1N +	 rMb'	 + CCN	 +	 CA':
C	 CIARA, kecurring	 material	 asseiiibl;	 costs:
C	 Components cost	 factor:
CCO`1P =0.57*NAX+ 1 .5*NTR+450*' 1 HY	 !C.omponents
COO = 20	 1	 Mat p rial	 r.onstant
C-1!RA = CCOMP + 000
C	 CMFABr Fabrication cost,	 volume-independent:
CMFAIi=(CCLE+C°H+CRTr+CRR+CEnA+CLAN
1. +CpQN! +CREM + CELS + CPL+C 'I+ClIAR+CSi<F
3 +CPLC +CFIS+CINSPF+ rETF + CRWF)*WR
E-3
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•
L1 g 1oU C C'MPAU,
	 Fabrication cost,
	 volum,--dependent:
1823L CPMFA0=CMFAP*(f F1+PF.:+1)*('C?A.1*pI,{T*V**( -n) k
1R30L C Ass emiily costs: t
1 F C CIA,
	 Volwte-incerenrient:
18500 CvA
	 =(C I F+C TI'I+CVC+C LT+C LI"+CC T +C t(S +C h,TA+C T 60H+
18b00 2	 l:A * A+CCT+CJjSPA) * Ah
1 g 701j C 1°44,	 Volume-dependent:
1'38/10 CRRuA = '
18900 C CP.4P,	 MAL YAu' TF,, CTU% %IG C r IST 1^
U19 OU 10 0 =	 P	 +	 lCt
	 A +	,+	 ,!CPAd(,l,I)	 -	 (.IM^Ff•,d	 .,rNP ,, C.^II^r	 (.	 ,;2r
1Q101, 4P T Tc.
	 (Ir'LU,50 )^P`'^t
1920 C, 4r)ITf,
	
(TF ►.I1,b r ) -
19301 `IU
1•
y
i
i
r
i
i
E.9
i
